summaryrefslogtreecommitdiffstats
path: root/bsps/riscv/riscv/clock/clockdrv.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* bsps: Avoid unused argument in clock interruptSebastian Huber2024-03-201-8/+5
* Update company nameSebastian Huber2023-05-201-1/+1
* bsps/riscv: Use per-CPU mtimecmp in clock driverSebastian Huber2023-03-171-26/+15
* clockdrv: Add clock driver implementation groupSebastian Huber2023-01-241-2/+3
* bsps/riscv: Add Microchip PolarFire SoC BSP variantPadmarao Begari2022-09-201-1/+5
* bsps/riscv: Add missing includeSebastian Huber2022-02-251-0/+1
* bsps/riscv: Add per cpu clock interruptJan Sommer2021-03-231-10/+49
* riscv: add freedom E310 Arty A7 bspPragnesh Patel2019-10-231-5/+11
* riscv: add griscv bspJiri Gaisler2019-01-221-0/+5
* bsp/riscv: Fix clock driverSebastian Huber2018-08-011-17/+49
* riscv: Rework CPU counter supportSebastian Huber2018-07-271-4/+18
* bsp/riscv: Add simple SMP support to clock driverSebastian Huber2018-07-251-0/+2
* bsp/riscv: Add basic SMP startupSebastian Huber2018-07-251-8/+2
* riscv: Add CLINT and PLIC supportSebastian Huber2018-07-251-5/+4
* bsp/riscv: Add and use riscv_fdt_get_address()Sebastian Huber2018-07-251-15/+31
* riscv: Rework exception handlingSebastian Huber2018-07-251-5/+14
* riscv: Implement CPU counterSebastian Huber2018-07-061-10/+2
* riscv: Avoid namespace pollutionSebastian Huber2018-06-281-0/+1
* bsp/riscv: Rework clock driverSebastian Huber2018-06-281-41/+67
* bsp/riscv_generic: Rename to "riscv"Sebastian Huber2018-06-271-0/+122
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-01 22:52:33 +0000