index
:
rtems
4.10
4.11
4.8
4.9
5
master
RTEMS Kernel, file-systems, drivers, BSPs, samples, and testsuite.
devel@rtems.org
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
bsps
/
riscv
/
riscv
/
clock
/
clockdrv.c
(
unfollow
)
Commit message (
Expand
)
Author
Files
Lines
2024-03-20
bsps: Avoid unused argument in clock interrupt
Sebastian Huber
1
-8
/
+5
2023-05-20
Update company name
Sebastian Huber
1
-1
/
+1
2023-03-17
bsps/riscv: Use per-CPU mtimecmp in clock driver
Sebastian Huber
1
-26
/
+15
2023-01-24
clockdrv: Add clock driver implementation group
Sebastian Huber
1
-2
/
+3
2022-09-20
bsps/riscv: Add Microchip PolarFire SoC BSP variant
Padmarao Begari
1
-1
/
+5
2022-02-25
bsps/riscv: Add missing include
Sebastian Huber
1
-0
/
+1
2021-03-23
bsps/riscv: Add per cpu clock interrupt
Jan Sommer
1
-10
/
+49
2019-10-23
riscv: add freedom E310 Arty A7 bsp
Pragnesh Patel
1
-5
/
+11
2019-01-22
riscv: add griscv bsp
Jiri Gaisler
1
-0
/
+5
2018-08-01
bsp/riscv: Fix clock driver
Sebastian Huber
1
-17
/
+49
2018-07-27
riscv: Rework CPU counter support
Sebastian Huber
1
-4
/
+18
2018-07-25
bsp/riscv: Add simple SMP support to clock driver
Sebastian Huber
1
-0
/
+2
2018-07-25
bsp/riscv: Add basic SMP startup
Sebastian Huber
1
-8
/
+2
2018-07-25
riscv: Add CLINT and PLIC support
Sebastian Huber
1
-5
/
+4
2018-07-25
bsp/riscv: Add and use riscv_fdt_get_address()
Sebastian Huber
1
-15
/
+31
2018-07-25
riscv: Rework exception handling
Sebastian Huber
1
-5
/
+14
2018-07-06
riscv: Implement CPU counter
Sebastian Huber
1
-10
/
+2
2018-06-28
riscv: Avoid namespace pollution
Sebastian Huber
1
-0
/
+1
2018-06-28
bsp/riscv: Rework clock driver
Sebastian Huber
1
-41
/
+67
2018-06-27
bsp/riscv_generic: Rename to "riscv"
Sebastian Huber
1
-0
/
+0
2018-06-27
Remove Clock_driver_support_shutdown_hardware()
Sebastian Huber
1
-9
/
+0
2018-04-20
bsps: Move clock drivers to bsps
Sebastian Huber
1
-1
/
+1
2017-11-01
bsp: Make riscv_generic work for both riscv32 and riscv64 - v2
Hesham Almatary
1
-0
/
+0
2017-10-28
bsp: Add new riscv_generic bsp v3
Hesham Almatary
1
-0
/
+131