summaryrefslogtreecommitdiffstats
path: root/bsps/include/bsp/fatal.h (follow)
Commit message (Collapse)AuthorAgeFilesLines
* bsps/xil-ttc: Add XIL_FATAL_TTC_IRQ_INSTALLSebastian Huber2024-04-111-0/+3
|
* bsp/qoriq: Use bsp_fatal()Sebastian Huber2024-02-271-0/+2
|
* bsps/leon3: Optional IRQ(A)MP timestamp supportSebastian Huber2023-10-201-1/+0
| | | | | | This is necessary to run the tests on SIS with profiling enabled. Update #4954.
* Update company nameSebastian Huber2023-05-201-1/+1
| | | | | The embedded brains GmbH & Co. KG is the legal successor of embedded brains GmbH.
* bsps/riscv: bsp_interrupt_get/set_affinity()Sebastian Huber2022-11-101-1/+1
| | | | | Provide bsp_interrupt_get_affinity() and bsp_interrupt_set_affinity() only if RTEMS_SMP is enabled. Replace fatal error with a status code.
* bsp/riscv: Add NOEL-V BSPMartin Aberg2022-09-061-0/+3
| | | | | | | | | | | | | | | | | | | | Added support for Cobham Gaisler NOEL-V systems. The NOEL-V support is implemented as a riscv BSP. Both 32-bit and 64-bit processor systems are supported. Cobham Gaisler's NOEL-V RISC-V processor IP is described here: https://www.gaisler.com/NOELV Compatible with the following NOEL-V FPGA example design ranges available from Cobham Gaisler. Follow the links for free bit-streams, DTS/DTB, user's manuals and quick-start guides: - NOEL-ARTYA7-EX (https://www.gaisler.com/NOEL-ARTYA7) - NOEL-PF-EX (https://www.gaisler.com/NOEL-PF) - NOEL-XCKU-EX (https://www.gaisler.com/NOEL-XCKU) Uses the shared GRLIB APBUART console driver "apbuart_termios.c". APBUART devices are probed using device tree. Closes #4225.
* aarch64/versal: Support DDRMC0 region 0 and 1Chris Johns2022-07-281-0/+1
| | | | | | | | | | | - Support DDRMC0 region 0 up to 2G in size - Support DDRMC0 region 1 with DDR memory greater than 2G up to the DDRMC0 max amount - Extend the heap with region 1's memory Closes #4684
* aarch64: Use page table level 0Kinsey Moore2022-07-211-0/+1
| | | | | | | | | This alters the AArch64 page table generation and mapping code and MMU configuration to use page table level 0 in addition to levels 1, 2, and 3. This allows the mapping of up to 48 bits of memory space and is the maximum that can be mapped without relying on additional processor extensions. Mappings are restricted based on the number of physical address bits that the CPU supports.
* bsps: Relicense <bsp/fatal.h>Sebastian Huber2022-05-181-4/+43
| | | | | | | Add Doxygen documentation. Change license to BSD-2-Clause according to file history. Update #3053.
* bsps/include/: Scripted embedded brains header file clean upJoel Sherrill2022-03-101-6/+0
| | | | Updates #4625.
* microblaze: Rework for RTEMS 6Alex White2021-10-131-0/+3
| | | | | This reworks the existing MicroBlaze architecture port and BSP to achieve basic functionality using the latest RTEMS APIs.
* bsps/leon3: Rename fatal error codeSebastian Huber2021-09-021-1/+1
| | | | | | Rename LEON3_FATAL_INVALID_CACHE_CONFIG_MAIN_PROCESSOR in LEON3_FATAL_INVALID_CACHE_CONFIG_BOOT_PROCESSOR since the term "boot processor" is used elsewhere in the code base.
* bsps/riscv: Add per cpu clock interruptJan Sommer2021-03-231-0/+1
| | | | - Fixes failure of test smpclock01
* bsp/imxrt: Add new BSPChristian Mauderer2020-11-201-1/+16
| | | | Update #4180
* bsps/include/bsp/fatal.h: Add GRLIB specific fatal errorJoel Sherrill2020-10-081-1/+4
| | | | updates #4028.
* bsp/imx: Add a GPIO driverChristian Mauderer2020-07-311-0/+1
| | | | Update 3869
* riscv: add freedom E310 Arty A7 bspPragnesh Patel2019-10-231-1/+2
| | | | | | | Added support for Sifive Freedom FE310 soc on Arty A7 FPGA board. Update #3785. Signed-off-by: Pragnesh Patel <pragnesh.patel@sifive.com>
* bsp/riscv: Use interrupt driven NS16550 driverSebastian Huber2018-07-251-1/+2
| | | | Update #3433.
* bsp/riscv: Add PLIC supportSebastian Huber2018-07-251-1/+5
| | | | Update #3433.
* bsp/riscv: Add basic SMP startupSebastian Huber2018-07-251-1/+3
| | | | Update #3433.
* bsp/riscv: Add and use riscv_fdt_get_address()Sebastian Huber2018-07-251-1/+2
| | | | Update #3433.
* riscv: Rework exception handlingSebastian Huber2018-07-251-1/+3
| | | | | | | | | | | Remove _CPU_ISR_install_raw_handler() and _CPU_ISR_install_vector() functions. Applications can install an exception handler via the fatal error handler to handle synchronous exceptions. Handle interrupt exceptions via _RISCV_Interrupt_dispatch() which must be provided by the BSP. Update #3433.
* bsp/riscv: Add console support for NS16550 devicesSebastian Huber2018-07-061-1/+3
| | | | Update #3433.
* bsp/riscv: Rework clock driverSebastian Huber2018-06-281-2/+5
| | | | | | | Use device tree provided timebase frequency. Do not write to read-only mtime register. Update #3433.
* Remove make preinstallChris Johns2018-01-251-0/+153
A speciality of the RTEMS build system was the make preinstall step. It copied header files from arbitrary locations into the build tree. The header files were included via the -Bsome/build/tree/path GCC command line option. This has at least seven problems: * The make preinstall step itself needs time and disk space. * Errors in header files show up in the build tree copy. This makes it hard for editors to open the right file to fix the error. * There is no clear relationship between source and build tree header files. This makes an audit of the build process difficult. * The visibility of all header files in the build tree makes it difficult to enforce API barriers. For example it is discouraged to use BSP-specifics in the cpukit. * An introduction of a new build system is difficult. * Include paths specified by the -B option are system headers. This may suppress warnings. * The parallel build had sporadic failures on some hosts. This patch removes the make preinstall step. All installed header files are moved to dedicated include directories in the source tree. Let @RTEMS_CPU@ be the target architecture, e.g. arm, powerpc, sparc, etc. Let @RTEMS_BSP_FAMILIY@ be a BSP family base directory, e.g. erc32, imx, qoriq, etc. The new cpukit include directories are: * cpukit/include * cpukit/score/cpu/@RTEMS_CPU@/include * cpukit/libnetworking The new BSP include directories are: * bsps/include * bsps/@RTEMS_CPU@/include * bsps/@RTEMS_CPU@/@RTEMS_BSP_FAMILIY@/include There are build tree include directories for generated files. The include directory order favours the most general header file, e.g. it is not possible to override general header files via the include path order. The "bootstrap -p" option was removed. The new "bootstrap -H" option should be used to regenerate the "headers.am" files. Update #3254.
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-09 01:59:08 +0000