summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* bsps: Fix bsp_fatal_extension()HEADmasterSebastian Huber41 hours1-0/+3
| | | | The heap protection is conditional.
* bsp: Remove fatal from exit(0). Add extended heap error outputChris Johns2 days1-13/+70
|
* build: Add "bsps/" prefix to BSP family enableSebastian Huber3 days1-1/+1
| | | | | BSP family and BSP variant names may be equal. This prefix avoids ambiguity in the enabled-by expressions.
* Fixes for TMS570 BSPRobin Mueller5 days2-4/+4
| | | | | | | | | When compiling the lwIP port for the TMS570, there were issues with the BSP. Headers are expected in a folder named ti_herc which did not exist. This fixes the issue. Furthermore, there were multiple warnings about define redefinitions. This was fixed as well.
* STM32H7 ethernet pin correctionsRobin Mueller5 days4-1/+65
| | | | | | | | | | These patches were submitted a few months ago, but it was found out that the default-by-family: [] were missing in the GPIO .yml lines. This was fixed in this patch. This patch accounts for different pins for the ETH peripheral on STM32H7 devices. For example, the Nucleo H743ZI has slightly different pins than other STM32H7 boards.
* bsp/leon3: Remove <leon.h> include form <bsp.h>Sebastian Huber6 days7-3/+9
| | | | | The <leon.h> header file contains a lot of implementation details. Hide them from <bsp.h>.
* cpukit: occured -> occurredSebastian Huber9 days23-64/+64
|
* sparc: Prefer RTEMS_FATAL_SOURCE_EXCEPTIONSebastian Huber10 days3-31/+55
| | | | | | Prefer RTEMS_FATAL_SOURCE_EXCEPTION over INTERNAL_ERROR_ILLEGAL_USE_OF_FLOATING_POINT_UNIT since the fatal code (rtems_exception_frame) provides more context.
* build: Use objects of build context for programsSebastian Huber10 days1-1/+1
|
* rtems: Fix Doxygen commentSebastian Huber10 days1-2/+2
|
* build: Add the BSP family to the enable setSebastian Huber10 days1-1/+6
| | | | | This makes it possible to use the BSP family in expressions of the enabled-by attribute.
* build: Fix formatSebastian Huber10 days1-1/+1
|
* build: Prefer variant default value over familySebastian Huber10 days1-4/+4
| | | | Update #4468.
* build: Fix bsp_defaults commandSebastian Huber10 days1-6/+8
| | | | Update #4468.
* build: Add missing default-by-familySebastian Huber10 days2-0/+2
| | | | Update #4468.
* spcoverage: Remove test programSebastian Huber10 days7-106/+0
| | | | | This program contained an optional test case. It was enabled by the RTEMS_COVERAGE define. The functions under test are not implemented by RTEMS.
* build: Fix the motorola_powerpc default baudrateChris Johns10 days1-2/+4
|
* build: Use BSP family for optionsChris Johns10 days772-13/+792
| | | | | | | - Optionally add support for 'default-by-family' to allow option to be set by a family and so all related BSPs Close #4468
* bsps/sparc: Improve interrupt affinity supportSebastian Huber2021-07-094-62/+138
| | | | | | | | Fully support the interrupt extension API to set/get the interrupt affinity. Remove LEON3_irq_to_cpu which defined the interrupt to processor mapping in a BSP-specific way. Update #3269.
* bsp/imx: Fix SMP startSebastian Huber2021-07-091-0/+12
| | | | | Flush imx_gic_dist_base so that secondary processors can use the right address.
* bsps/arm: Fix SMP startSebastian Huber2021-07-091-0/+6
| | | | | | | | Skip the data cache initialization if we are a secondary processor. The bug was introduced by e164df5e33608576443b4cd5923a9046358ee773 and did not show up in tests using Qemu since the data cache behaviour is not emulated.
* bsps/imxrt: Fix undefined symbolChristian Mauderer2021-07-081-1/+1
|
* bsps/arm: Add start up support for ARMv6 RPi ModelsPranav Dangi2021-07-071-1/+7
|
* bsp/raspberrypi: Fix <bsp/irq.h> header guardSebastian Huber2021-07-071-1/+1
|
* bsp/imx: Fix pointer from integer warningSebastian Huber2021-07-071-2/+5
|
* build: Add option to customize the LINKFLAGSSebastian Huber2021-07-063-1/+19
|
* Update test smpstrongapa01Richi Dubey2021-07-061-19/+47
| | | | Update smpstrongapa01 to account for task shifting.
* Fix compiler warnings for schedulerstrongapa.cRichi Dubey2021-07-061-4/+20
|
* bsps/imxrt: Simplify linkcmds and make it flexibleChristian Mauderer2021-07-0218-131/+156
| | | | | | | | | Calling the memory FLASH and EXTRAM instead of FLEXSPI and SDRAM makes it simpler to support other types of external RAM. This patch also removes some of the calculations and improves names and documentation to avoid pitfalls. It removes a unnecessary memory definition. Update #4180
* bsps/imxrt: Allow different ARM PLL settingChristian Mauderer2021-07-023-0/+42
| | | | Update #4180
* m68k/uC5282: linkcmds KEEP and SORT sectionsGedare Bloom2021-07-011-15/+19
| | | | | Fixes a problem with bad epilog code in _fini and to keep sections necessary with the -ffunction/data-sections.
* Revert "bsps/zynqmp: Allow any or all CGEMs to be enabled"Kinsey Moore2021-07-015-72/+0
| | | | | | | This reverts commit 10041a4cfc00d5f6876d3d6cfc30c23347b4cf42. This type of configuration does not belong in RTEMS and is better constrained to libbsd where the defines are actually being used.
* bsp/leon3: Move bsp_interrupt_is_valid_vector()Sebastian Huber2021-07-012-16/+14
| | | | | This function is not performance critical. There is no need to implement it inline.
* bsp/leon3: Fix bsp_interrupt_is_valid_vector()Sebastian Huber2021-07-011-3/+7
| | | | | | | | | | The fix to address CID 1399742 (NO_EFFECT) in commit f8b6359415404540864f809cbcffb8c2200261e1 introduced a bug since LEON3_IrqCtrl_EIrq == -1 in case no extended interrupts are supported by the interrupt controller. Fix this by checking for LEON3_IrqCtrl_EIrq > 0. In addition, interrupt number 0 is reserved and should not be used.
* rtems: Do not broadcast to signal a condition varSebastian Huber2021-07-011-1/+1
| | | | Close #4463.
* bsps: Fix GICv3 support for AArch32Sebastian Huber2021-06-301-3/+3
| | | | | | | | | | | The GICv3 support is shared between AArch32 and AArch64. For AArch32, the new AARCH64_IS_NONSECURE is never defined. Use ARM_MULTILIB_ARCH_V4 instead. This issue was introduced by 76c6caad52244ab9a14151620a80ff0f71035b6c. There is still a change in bsp_interrupt_vector_enable() for AArch32 compared to the version before 76c6caad52244ab9a14151620a80ff0f71035b6c.
* bsps/cadence-spi: Fix moduleid offsetKinsey Moore2021-06-291-0/+1
| | | | | Move the moduleid register to the correct offset according to Cadence IP documentation.
* bsps/zynq-uart: Make post baud change kick globalKinsey Moore2021-06-293-5/+14
| | | | | | | | The existing fix for the ZynqMP UART hardware bug only caught the vast majority of instances where it could occur. To fully fix the data corruption, this fix must be applied after every baud rate change. This makes the logic reset and kick apply in any locations where the baud rate could be changed.
* spec/aarch64: fix abi flags for xilinx_versal_ilp32_vck190Gedare Bloom2021-06-291-0/+1
|
* arm: For AArch32 use non-shareable memorySebastian Huber2021-06-291-2/+2
| | | | | | | | The Cortex-R52 does not support cache coherency and the shareable memory attribute. If a region is configured to be shareable, then it falls back to use non-cacheable memory. Update #4202.
* arm: Fix AARCH32_PMSA_ATTR_XN valueSebastian Huber2021-06-291-1/+1
| | | | Update #4202.
* arm: Fix AArch32 memory attribute definesSebastian Huber2021-06-291-4/+4
| | | | Update #4202.
* arm: Disable alignment check in PMSA initSebastian Huber2021-06-291-1/+1
| | | | | | | Disable the alignment check through SCTLR[A] in _AArch32_PMSA_Initialize(). Update #4202.
* bsps/zynqmp: Allow any or all CGEMs to be enabledKinsey Moore2021-06-285-0/+72
| | | | | | | Provide the options necessary to enable any combination of CGEM ethernet interfaces in LibBSD. The default is still CGEM3, so this should continue to operate as expected on typical Zynq Ultrascale+ MPSoC development hardware.
* aarch64: whitespace fixes in start.SGedare Bloom2021-06-241-166/+166
|
* bsps/aarch64: replace boot options with asm switch codeGedare Bloom2021-06-245-29/+8
|
* bsps/aarch64: add non-secure mode and versal supportGedare Bloom2021-06-2411-10/+105
|
* bsps/aarch64: add physical secure timerGedare Bloom2021-06-244-0/+42
|
* bsps/aarch64: add mnemonic for ICC_IGRPEN1_EL3Gedare Bloom2021-06-241-0/+1
|
* bsps/dev/irq: make icspicfgr an indexable arrayGedare Bloom2021-06-241-4/+2
|