rtems - RTEMS Kernel, file-systems, drivers, BSPs, samples, and testsuite.

	Commit message (Collapse)	Author	Age	Files	Lines
*	bsps/aarch64: Ensure FPU trap state is consistent	Kinsey Moore	2022-11-09	1	-0/+6
\| \| \| \| \|	RTEMS may be booted from a dirty environment. Ensure that FPU trap settings are consistent.
*	aarch64: always boot into EL1NS	Gedare Bloom	2022-01-12	1	-19/+27
\| \| \| \| \| \| \| \| \| \| \|	Always start the executive in Exception Level 1, Non-Secure mode. If we boot in EL3 Secure with GICv3 then we have to initialize the distributor and redistributor to set up G1NS interrupts early in the boot sequence before stepping down from EL3S to EL1NS. Now there is no need to distinguish between secure and non-secure world execution after the primary core boots, so get rid of the AARCH64_IS_NONSECURE configuration option.
*	bsps/aarch64: refactor register init and hooks	Gedare Bloom	2022-01-12	1	-40/+41
\|
*	bsps/aarch64: Mask debug events from startup	Kinsey Moore	2021-11-01	1	-2/+2
\| \| \| \| \| \|	Debug events should be masked at least until after the first context switch and should usually be masked until a debugger is attached for application debugging.
*	cpukit: Add AArch64 SMP Support	Kinsey Moore	2021-09-21	1	-6/+6
\| \| \| \|	This adds SMP support for AArch64 in cpukit and for the ZynqMP BSPs.
*	aarch64: whitespace fixes in start.S	Gedare Bloom	2021-06-24	1	-166/+166
\|
*	bsps/aarch64: replace boot options with asm switch code	Gedare Bloom	2021-06-24	1	-7/+8
\|
*	bsps/aarch64: add non-secure mode and versal support	Gedare Bloom	2021-06-24	1	-2/+16
\|
*	aarch64: add support to drop EL3 to EL2	Kinsey Moore	2021-06-24	1	-1/+26
\|
*	bsps/aarch64: Add support for EL2 start	Kinsey Moore	2021-03-05	1	-0/+25
\| \| \| \| \|	Add the stub necessary to boot on AArch64 under EL2 and drop to EL1 for normal operation.
*	bsps/aarch64: RTEMS_DEBUG stack alignment faults	Kinsey Moore	2021-03-05	1	-0/+8
\| \| \| \| \| \|	Run with stack alignment faults enabled under RTEMS_DEBUG to catch any stack misalignments early. This makes it easier to track them down should they ever occur.
*	bsps: Add Cortex-A53 ILP32 BSP variant	Kinsey Moore	2020-10-05	1	-0/+16
\| \| \| \| \| \|	This adds an AArch64 ILP32 BSP variant based on Qemu's Cortex-A53 emulation with interrupt support using GICv3 and clock support using the ARM GPT.
*	bsps: Add Cortex-A53 LP64 basic BSP	Kinsey Moore	2020-10-05	1	-0/+219
	This adds an AArch64 basic BSP based on Qemu's Cortex-A53 emulation with interrupt support using GICv3 and clock support using the ARM GPT.