summaryrefslogtreecommitdiffstats
path: root/ports (follow)
Commit message (Collapse)AuthorAgeFilesLines
* FAT fs changes: FAT code and larger ROM sizeBen Gras2016-06-202-4/+5
| | | | | | | | | | | | | | . add fatfs umon cli to it. unmodified from the umon 1.19 distribution, apache-licensed. . also add dosfs from the umon 1.19 distribution, which is similarly liberally licensed. . increase available 'ROM' size to 128kB minus 1kB secure + 18kB reserved (numbers from uboot wiki). . no unaligned access - needed to access fields in on-disk structs without gcc generating unaligned access instructions (causes data abort exceptions) . turn on shellvars for BBB as they are needed to connect FATFS to the SD i/o functions
* some hooks to help building in RSBBen Gras2016-06-202-2/+21
|
* BBB: README: Add section on installing uMon into the eMMC from an SD cardJarielle Catbagan2015-08-221-0/+34
|
* BBB: Add proper attributions to the files modifiedJarielle Catbagan2015-08-228-34/+120
|
* BBB: Clean up *.c and *.h files using 'astyle --unpad-paren ↵Jarielle Catbagan2015-08-078-1317/+1381
| | | | | | --align-pointer=name --lineend=linux --add-brackets --convert-tabs -A4 <file>' Note: <file> is the file being formatted
* target version should be zero until port is completedEd Sutter2015-08-051-12/+2
|
* enable XMODEM so we don't have to manually write to uSD for updatesEd Sutter2015-08-041-1/+1
|
* BBB: Migrate MMC1 clock enable from am335x_mmc.c:mmcInit() to ↵Jarielle Catbagan2015-08-042-4/+4
| | | | cpuio.c:initCPUio()
* BBB: Makefile: Compile am335x_mmc.cJarielle Catbagan2015-08-041-1/+1
|
* BBB: am335x_mmc.c: Integrate reading and writing functionality in "mmc" commandJarielle Catbagan2015-08-041-2/+146
|
* BBB: Add am335x_mmc.c and am335x_mmc.h that implement "mmc" command with ↵Jarielle Catbagan2015-08-042-0/+360
| | | | initialization functionality
* BBB: xcmddcl.h/xcmdtbl.h: Add "mmc" commandJarielle Catbagan2015-08-042-0/+5
|
* BBB: cpuio.c: Configure pins used by MMC1Jarielle Catbagan2015-08-041-0/+32
|
* BBB: Migrate MMC0 clock enable from am335x_sd.c:sdInit() to cpuio.c:initCPUio()Jarielle Catbagan2015-08-042-4/+4
| | | | | | The reason why the MMC0 clock enable has to be executed much earlier is a result of the invocation of sdInstalled() in sd.h before sdInit(). Without this migration, an exception occurs since the MMC0 interface has not been enabled before it is accessed by sdInstalled().
* BBB: am335x.h: Add defines for register and pins used by MMC1Jarielle Catbagan2015-08-041-5/+19
|
* BBB: Makefile: Compile am335x_sd.cJarielle Catbagan2015-08-031-1/+1
|
* BBB: config.h: Enable the "sd" command via INCLUDE_SDJarielle Catbagan2015-08-031-1/+1
|
* BBB: am335x_sd.c: Integrate reading and writing functionality in "sd" commandJarielle Catbagan2015-08-031-3/+156
|
* BBB: Add am335x_sd.c that implements the "sd" command initialization ↵Jarielle Catbagan2015-08-031-0/+270
| | | | functionality
* BBB: cpuio.c: Configure pins used for MMC0 interfaceJarielle Catbagan2015-08-031-0/+16
|
* BBB: am335x.h: Add defines for MMC0 interface, AM335x MMC/SD registers, and ↵Jarielle Catbagan2015-08-031-4/+252
| | | | CMD/responses
* fix uninitialized variable issue in mpu_pll_init()Ed Sutter2015-07-181-1/+1
|
* INCLUDE_MEMCMDS eliminates the need for INCLUDE_DM/PMEd Sutter2015-07-181-2/+0
|
* BBB: Makefile: Map uMon RAM in DDR3Jarielle Catbagan2015-07-181-3/+3
|
* BBB: rom_reset.S: Initialize the SP at the top of SRAM prior to invoking ↵Jarielle Catbagan2015-07-181-2/+10
| | | | pll_init and ddr_init
* BBB: cpuio.c/rom_reset.S: Configure the MPU, Core, DDR, and Per PLLs and ↵Jarielle Catbagan2015-07-182-0/+257
| | | | initialize the DDR3 memory
* BBB: am335x.h/cpuio.c: Add CM_PER_GPIO1_CLKCTRL in am335x.h and change ↵Jarielle Catbagan2015-07-182-1/+2
| | | | CM_DIV_M3_DPLL_PER to CM_PER_GPIO1_CLKCTRL in cpuio.c:initCPUio()
* BBB: config.h: Enable INCLUDE_MEMCMDSJarielle Catbagan2015-07-181-1/+1
|
* BBB: am335x.h: Fix invalid macro names and add definitions/redefinitions for ↵Jarielle Catbagan2015-07-181-6/+141
| | | | DDR PHY, Control Module, CM_PER, CM_WKUP, and EMIF0 registers
* BBB: cpuio.c: Fixed indentationJarielle Catbagan2015-07-181-32/+32
|
* BBB: Changes to support runtime blinking LED.Ed Sutter2015-07-135-17/+141
|
* replace bashrc with envsetup to eliminate implication that it is bash specificEd Sutter2015-07-131-2/+1
|
* remove files leftover from csb740 portEd Sutter2015-07-133-4131/+0
|
* BBB: sd_setup.sh: Change /bin/bash -> /bin/sh to solely adhere to POSIX ↵Jarielle Catbagan2015-07-131-10/+10
| | | | shell constructs
* add sync to script to guarantee sd write completes, also missing '1' in fdiskEd Sutter2015-07-081-2/+4
|
* BBB: Add sd_setup.sh to create a bootable SD and README to document SD and ↵Jarielle Catbagan2015-07-082-0/+280
| | | | | | | | | | | UART booting sd_setup.sh is a script that automates the process of setting up an SD card with the appropriate uMon image to boot using either "raw" or FAT mode. README currently documents the steps required to boot the Beaglebone Black from an SD card or via UART.
* BBB: Build a uMon image with a Configuration header and a GP header prepended.Jarielle Catbagan2015-07-082-1/+54
|
* BBB: Build an MLO file when booting from non-XIP devices (e.g. SD)Jarielle Catbagan2015-07-042-0/+14
| | | | | | | | | | An MLO file will be created from the concatenation of a corresponding GP header and the uMon image. A GP header must be prepended to the uMon image when booting from non-XIP devices. Refer to the AM335x TRM, Section 26.1.9 for more information. These type of images have been tested when booting the MLO file from an SD card with a FAT32 primary partition marked as Active.
* BBB: xcmddcl.h/xcmdtbl.h: Remove irrelevant commandsJarielle Catbagan2015-07-042-28/+2
|
* BBB: Makefile: Remove irrelevant source files from CPUCSRC, IODEVSRC, and ↵Jarielle Catbagan2015-07-041-3/+3
| | | | FLASHSRC
* BBB: cpuio.c: Set devInit() to return 0 by defaultJarielle Catbagan2015-07-041-2/+2
| | | | | devInit() is not currently being used. With the current state of uMon, all initializations unique to the AM335x are performed in initCPUio() for now
* BBB: cpuio.h: Remove MONARGV0Jarielle Catbagan2015-07-041-2/+0
|
* BBB: cpuio.*: Add UART0 initialization and set DEFAULT_BAUD_RATE to 115200Jarielle Catbagan2015-07-042-1/+26
|
* BBB: Migrate custom exception handler mapping from rom_reset.S to ↵Jarielle Catbagan2015-07-042-38/+24
| | | | ram_vector_install() in cpuio.c
* BBB: am335x.h: Fix/updateJarielle Catbagan2015-07-041-241/+486
| | | | | | | | * Fixed file header * Formatted code to be atleast below the 80 character limit * Incorporated defines for CM_WKUP registers * Included defines for UART0 RXD/TXD Control Module registers * Added defines for pad control bits
* add support for RTEMS toolset, make this the defaultEd Sutter2015-06-291-1/+12
|
* remove APPRAMBASE_OVERRIDE and include DM/PM commandsEd Sutter2015-06-291-4/+2
|
* cleanup uninitialized variable warningEd Sutter2015-06-291-1/+1
|
* BBB/AM335x: Store addresses of custom exception handlers in the Public RAM ↵Jarielle Catbagan2015-06-271-0/+37
| | | | | | | | | | | | | reserved for exception vectors The AM335x jumps to a predefined location when handling an exception. The default locations of the exception handlers are tablified in Table 26-3 under Section 26.1.3.2 in the AM335x TRM. When Umon is executing and an exception occurs the AM335x will normally try to jump to the default exception handler appropriate for the exception that has occured. Since Umon defines a set of custom exception handlers, the addresses of these exception handlers must be stored in the RAM exception vector space in the Public RAM of the AM335x. This is done so that when an exception occurs, instead of program execution being transferred to one of the default exception handlers, it will instead be transferred to a custom exception handler defined by Umon.
* Map base Umon image in internal SRAM of AM335x/BBBJarielle Catbagan2015-06-271-4/+4
| | | | | The internal SRAM of the AM335x/BBB is 109KB. First half is allocated to Umon code and nonvolatile data while the second half is allocated to volatile data.