summaryrefslogtreecommitdiffstats
path: root/testsuites/sptests/sp37 (follow)
Commit message (Collapse)AuthorAgeFilesLines
* sp37: Check ISR level of system initSebastian Huber2023-09-141-0/+18
|
* testsuites/sptests/sp[0-7]*/*.doc: Change license to BSD-2Joel Sherrill2022-04-051-3/+22
| | | | Updates #3053.
* testsuites/sptests/sp[2-3]*: Change license to BSD-2Joel Sherrill2022-04-052-6/+44
| | | | Updates #3053.
* sp37: Fix unused variable warningsSebastian Huber2020-08-201-0/+2
|
* config: Remove CONFIGURE_DISABLE_SMP_CONFIGURATIONSebastian Huber2020-02-251-2/+0
| | | | | | | | | | The CONFIGURE_DISABLE_SMP_CONFIGURATION configuration option and rtems_configuration_is_smp_enabled() were added during the SMP support development cycle as a workaround to fix some testsuite failures in SMP configurations. All use cases were replaced with tests for specific conditions. The configuration option and test macro were undocumented. Close #3876.
* score: Add _ISR_lock_Set_name()Sebastian Huber2019-04-121-5/+17
| | | | | Add _ISR_lock_Set_name() to optimize the initialization of zero-initialized locks.
* score: Remove unused _ISR_lock_Flash()Sebastian Huber2019-01-181-2/+0
|
* score: Improve debug support for ISR locksSebastian Huber2019-01-181-0/+12
| | | | Ensure that interrupts are disabled while acquiring an ISR lock.
* Adjust interrupt mode tests for some CPU portsSebastian Huber2019-01-091-1/+9
| | | | | | | In case the robust thread dispatch is enabled by the CPU port, then the interrupt level must not be changed through the task mode. Update #3000.
* tests: Use rtems_task_exit()Sebastian Huber2018-10-051-2/+1
| | | | Update #3533.
* testsuite/sptests: Merged nested Makefile.am files into one Makefile.amChris Johns2018-04-101-22/+0
| | | | | | This change is part of the testsuite Makefile.am reorganization. Update #3382
* tests: Use simple console driverSebastian Huber2017-11-061-1/+1
| | | | | Update #3170. Update #3199.
* tests: Remove TEST_INITSebastian Huber2017-10-281-2/+0
| | | | | | | | The TEST_EXTERN is a used only by the system.h style tests and they use CONFIGURE_INIT appropriately. Update #3170. Update #3199.
* testsuite: Use printk for all test output where possible.Chris Johns2017-10-231-0/+2
| | | | | | | | | | - Remove the printf support leaving the direct printk support configured with TESTS_USE_PRINTK and all other output goes via a buffered vsniprintf call to printk. - Control the test's single init for functions and global data with TEST_INIT and not CONFIGURE_INIT. They are now separate. Updates #3170.
* confdefs.h: Add SMP enabled field to configurationSebastian Huber2017-05-161-0/+2
| | | | | | | | | | | Do not use the processor count to determine if SMP is enabled. Instead use a dedicated configuration option. Enable SMP by default in SMP configurations. Add CONFIGURE_DISABLE_SMP_CONFIGURATION to all test which would fail otherwise. Update #3001.
* score: Add _ISR_Is_enabled()Sebastian Huber2016-11-181-0/+2
| | | | | | | In contrast to _ISR_Get_level() the _ISR_Is_enabled() function evaluates a level parameter and returns a boolean value. Update #2811.
* sptests/sp37: Better cope with internal paddingSebastian Huber2016-11-181-25/+40
|
* testsuites: Avoid Giant lockSebastian Huber2016-05-201-4/+5
| | | | | | | | | Replace _Thread_Disable_dispatch() with _Thread_Dispatch_disable(). Replace _Thread_Enable_dispatch() with _Thread_Dispatch_enable(). This is a preparation to remove the Giant lock. Update #2555.
* sptests/sp37: Fix interrupt level usageSebastian Huber2016-01-191-8/+9
|
* sptests/sp37: Enable interrupts after test caseSebastian Huber2016-01-152-5/+10
| | | | This avoids a test failure on ARMv7-M targets.
* score: Hide SMP lock profiling impl if disabledSebastian Huber2015-06-261-2/+2
| | | | The problem is that empty structures have a different size in C and C++.
* rtems: Add rtems_interrupt_local_disable|enable()Sebastian Huber2015-06-221-73/+85
| | | | | | | | Add rtems_interrupt_local_disable|enable() as suggested by Pavel Pisa to emphasize that interrupts are only disabled on the current processor. Do not define the rtems_interrupt_disable|enable|flash() macros and functions on SMP configurations since they don't ensure system wide mutual exclusion.
* sptests/sp37: Fix type and simplifySebastian Huber2015-06-191-15/+7
|
* score: Remove Giant lock in rtems_clock_tick()Sebastian Huber2015-05-191-4/+0
| | | | Update #2307.
* score: Add _ISR_lock_ISR_disable/enable()Sebastian Huber2015-04-201-0/+6
|
* score: Add _ISR_lock_Flash()Sebastian Huber2015-04-161-0/+2
|
* score: ISR lock C/C++ compatiblity issueSebastian Huber2015-03-041-2/+2
| | | | | | | | | | Empty structures are implementation-defined in C. GCC gives them a size of zero. In C++ empty structures have a non-zero size. Add ISR_LOCK_DEFINE() to define ISR locks for structures used by C and C++. Update #2273.
* rtems: Add more clock tick functionsSebastian Huber2014-08-263-0/+64
| | | | | Add rtems_clock_tick_later(), rtems_clock_tick_later_usec() and rtems_clock_tick_before().
* sptests/sp37: Account for internal struct alignSebastian Huber2014-04-091-2/+10
|
* tests/sptests: Use <rtems/test.h>Sebastian Huber2014-03-252-2/+6
|
* Change all references of rtems.com to rtems.org.Chris Johns2014-03-213-3/+3
|
* score: Add SMP lock profiling supportSebastian Huber2014-03-141-4/+4
|
* score: Add function to destroy SMP locksSebastian Huber2014-03-111-0/+6
|
* score: Add local context to SMP lock APISebastian Huber2014-03-111-10/+10
| | | | | | | | | | | Add a local context structure to the SMP lock API for acquire and release pairs. This context can be used to store the ISR level and profiling information. It may be later used to enable more sophisticated lock algorithms, e.g. MCS locks. There is only one lock that cannot be used with a local context. This is the per-CPU lock since here we would have to transfer the local context through a context switch which is very complicated.
* smp: Add and use _Assert_Owner_of_giant()Sebastian Huber2013-08-301-0/+14
| | | | | | | | | | | | | | Add and use _ISR_Disable_without_giant() and _ISR_Enable_without_giant() if RTEMS_SMP is defined. On single processor systems the ISR disable/enable was the big hammer which ensured system-wide mutual exclusion. On SMP configurations this no longer works since other processors do not care about disabled interrupts on this processor and continue to execute freely. On SMP in addition to ISR disable/enable an SMP lock must be used. Currently we have only the Giant lock so we can check easily that ISR disable/enable is used only in the right context.
* score: Per-CPU thread dispatch disable levelSebastian Huber2013-08-091-4/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Use a per-CPU thread dispatch disable level. So instead of one global thread dispatch disable level we have now one instance per processor. This is a major performance improvement for SMP. On non-SMP configurations this may simplifiy the interrupt entry/exit code. The giant lock is still present, but it is now decoupled from the thread dispatching in _Thread_Dispatch(), _Thread_Handler(), _Thread_Restart_self() and the interrupt entry/exit. Access to the giant lock is now available via _Giant_Acquire() and _Giant_Release(). The giant lock is still implicitly acquired via _Thread_Dispatch_decrement_disable_level(). The giant lock is only acquired for high-level operations in interrupt handlers (e.g. release of a semaphore, sending of an event). As a side-effect this change fixes the lost thread dispatch necessary indication bug in _Thread_Dispatch(). A per-CPU thread dispatch disable level greatly simplifies the SMP support for the interrupt entry/exit code since no spin locks have to be acquired in this area. It is only necessary to get the current processor index and use this to calculate the address of the own per-CPU control. This reduces the interrupt latency considerably. All elements for the interrupt entry/exit code are now part of the Per_CPU_Control structure: thread dispatch disable level, ISR nest level and thread dispatch necessary. Nothing else is required (except CPU port specific stuff like on SPARC).
* sptests/sp37: Add ISR level test for new threadsSebastian Huber2013-08-051-0/+83
|
* sptests/sp37: Add ISR set/get level testsSebastian Huber2013-08-051-0/+31
|
* score: ISR lock API changesSebastian Huber2013-08-011-2/+10
|
* score: Add and use ISR locksSebastian Huber2013-07-311-0/+18
| | | | | | | | | | | | ISR locks are low-level locks to protect critical sections accessed by threads and interrupt service routines. On single processor configurations the ISR locks degrade to simple ISR disable/enable sequences. No additional storage or objects are required. This synchronization primitive is supported on SMP configurations. Here SMP locks are used.
* sptests/sp37: Improved interrupt lock testsSebastian Huber2013-07-311-3/+21
|
* sptests/sp37: Disable dispatch for clock tickSebastian Huber2013-07-221-1/+5
|
* rtems: Add interrupt locksSebastian Huber2013-06-121-0/+17
| | | | | Interrupt locks are low-level lock to protect critical sections accessed by threads and interrupt service routines.
* Remove All CVS Id Strings Possible Using a ScriptJoel Sherrill2012-05-112-7/+0
| | | | | | | | | | | | Script does what is expected and tries to do it as smartly as possible. + remove occurrences of two blank comment lines next to each other after Id string line removed. + remove entire comment blocks which only exited to contain CVS Ids + If the processing left a blank line at the top of a file, it was removed.
* Revert: Remove CVS IdsJoel Sherrill2012-05-071-0/+5
| | | | | See http://www.rtems.org/pipermail/rtems-devel/2012-May/001006.html for details.
* Remove CVS-Ids.Ralf Corsépius2012-05-041-5/+0
|
* PR 1991/cpukit - attr.c (really mode code) warning reworkJoel Sherrill2012-02-023-26/+25
| | | | | | | | | | | | | | This PR was about a warning for no previous prototype for rtems_interrupt_level_attribute. This method exists (like a few others) to have real bodies for Classic API services implemented as macros. These macros are not available from anything but C and C++. The most explicit use was in the Ada binding but these would be needed from assembly language or any other non-C based language. On top of needing a prototype, the methods were misnamed. They were related to modes. This renames them, moves the file, fixes test code, etc.
* Remove all .cvsignore files.Joel Sherrill2012-02-011-2/+0
|
* 2011-12-08 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-12-081-3/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | PR 1589/build * sp01/Makefile.am, sp02/Makefile.am, sp03/Makefile.am, sp04/Makefile.am, sp05/Makefile.am, sp06/Makefile.am, sp07/Makefile.am, sp08/Makefile.am, sp09/Makefile.am, sp10/Makefile.am, sp11/Makefile.am, sp12/Makefile.am, sp13/Makefile.am, sp14/Makefile.am, sp15/Makefile.am, sp16/Makefile.am, sp17/Makefile.am, sp18/Makefile.am, sp19/Makefile.am, sp20/Makefile.am, sp2038/Makefile.am, sp21/Makefile.am, sp22/Makefile.am, sp23/Makefile.am, sp24/Makefile.am, sp25/Makefile.am, sp26/Makefile.am, sp27/Makefile.am, sp27a/Makefile.am, sp28/Makefile.am, sp29/Makefile.am, sp30/Makefile.am, sp31/Makefile.am, sp32/Makefile.am, sp33/Makefile.am, sp34/Makefile.am, sp35/Makefile.am, sp36/Makefile.am, sp37/Makefile.am, sp38/Makefile.am, sp39/Makefile.am, sp40/Makefile.am, sp41/Makefile.am, sp42/Makefile.am, sp43/Makefile.am, sp44/Makefile.am, sp45/Makefile.am, sp46/Makefile.am, sp47/Makefile.am, sp48/Makefile.am, sp49/Makefile.am, sp50/Makefile.am, sp51/Makefile.am, sp52/Makefile.am, sp53/Makefile.am, sp54/Makefile.am, sp55/Makefile.am, sp56/Makefile.am, sp57/Makefile.am, sp58/Makefile.am, sp59/Makefile.am, sp60/Makefile.am, sp62/Makefile.am, sp63/Makefile.am, sp64/Makefile.am, sp65/Makefile.am, sp66/Makefile.am, sp67/Makefile.am, sp68/Makefile.am, sp69/Makefile.am, sp70/Makefile.am, sp71/Makefile.am, sp72/Makefile.am, sp73/Makefile.am, sp74/Makefile.am, sp75/Makefile.am, sp76/Makefile.am, spassoc01/Makefile.am, spcbssched01/Makefile.am, spcbssched02/Makefile.am, spcbssched03/Makefile.am, spchain/Makefile.am, spclockget/Makefile.am, spcoverage/Makefile.am, spedfsched01/Makefile.am, spedfsched02/Makefile.am, spedfsched03/Makefile.am, sperror01/Makefile.am, sperror02/Makefile.am, sperror03/Makefile.am, spfatal01/Makefile.am, spfatal02/Makefile.am, spfatal03/Makefile.am, spfatal04/Makefile.am, spfatal05/Makefile.am, spfatal06/Makefile.am, spfatal07/Makefile.am, spfatal08/Makefile.am, spfatal09/Makefile.am, spfatal10/Makefile.am, spfatal11/Makefile.am, spfatal12/Makefile.am, spfatal13/Makefile.am, spfatal14/Makefile.am, spfatal15/Makefile.am, spfatal16/Makefile.am, spfatal17/Makefile.am, spfatal18/Makefile.am, spfatal19/Makefile.am, spfatal20/Makefile.am, spfatal21/Makefile.am, spfatal22/Makefile.am, spfatal23/Makefile.am, spfatal24/Makefile.am, spfatal25/Makefile.am, spfifo01/Makefile.am, spfifo02/Makefile.am, spfifo03/Makefile.am, spfifo04/Makefile.am, spfifo05/Makefile.am, spheapprot/Makefile.am, spintrcritical01/Makefile.am, spintrcritical02/Makefile.am, spintrcritical03/Makefile.am, spintrcritical04/Makefile.am, spintrcritical05/Makefile.am, spintrcritical06/Makefile.am, spintrcritical07/Makefile.am, spintrcritical08/Makefile.am, spintrcritical09/Makefile.am, spintrcritical10/Makefile.am, spintrcritical11/Makefile.am, spintrcritical12/Makefile.am, spintrcritical13/Makefile.am, spintrcritical14/Makefile.am, spintrcritical15/Makefile.am, spintrcritical16/Makefile.am, spintrcritical17/Makefile.am, spmkdir/Makefile.am, spmountmgr01/Makefile.am, spnotepad01/Makefile.am, spnsext01/Makefile.am, spobjgetnext/Makefile.am, spprintk/Makefile.am, spprivenv01/Makefile.am, sprbtree01/Makefile.am, spsimplesched01/Makefile.am, spsimplesched02/Makefile.am, spsimplesched03/Makefile.am, spsize/Makefile.am, spstkalloc/Makefile.am, spthreadq01/Makefile.am, spwatchdog/Makefile.am, spwkspace/Makefile.am: Remove obsolete optional manager capability.
* 2011-07-24 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-07-241-5/+7
| | | | | | | | | | | | | * sp04/tswitch.c, sp07/task1.c, sp07/task2.c, sp09/screen07.c, sp11/task1.c, sp11/task2.c, sp12/pridrv.c, sp12/pritask.c, sp13/task1.c, sp14/asr.c, sp14/task1.c, sp19/first.c, sp19/fptask.c, sp19/inttest.h, sp19/task1.c, sp20/task1.c, sp25/task1.c, sp26/task1.c, sp28/init.c, sp29/init.c, sp31/task1.c, sp32/init.c, sp33/init.c, sp34/changepri.c, sp36/strict_order_mut.c, sp37/init.c, sp43/init.c, sp44/init.c, sp48/init.c, sp54/init.c, sp59/init.c, sp65/init.c, sp68/init.c, spchain/init.c, spclockget/init.c, spfatal03/testcase.h, spfatal07/testcase.h, spfatal_support/init.c: Do not line length exceed 80 columns.
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-03 18:31:03 +0000