summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/arm/xilinx-zynq (follow)
Commit message (Collapse)AuthorAgeFilesLines
* dev/serial: Add Zynq UART kernel I/O supportSebastian Huber2024-04-042-4/+0
| | | | | | Replace the BSP_CONSOLE_MINOR BSP option for the Xilinx Zynq BSPs with the new BSP option ZYNQ_UART_KERNEL_IO_BASE_ADDR. Move the kernel I/O support to a shared file.
* Revert "Include Xilinx support files also for Zynq7000"Joel Sherrill2024-01-091-2/+0
| | | | | | This reverts commit d1d3ceb502cf4075c28a052b36630125387e1026. Per discussions on devel@ and Discord.
* Include Xilinx support files also for Zynq7000Bernd Moessner2024-01-051-0/+2
|
* build: Fix default valueSebastian Huber2023-12-121-1/+1
|
* ZYNQ7000: Add support PYNQ, PicoZed, MicroZed, ZYBO and ZYBO Z7Bernd Moessner2023-11-289-2/+122
| | | | | | | | | | | | | This patch adds basic support for the following boards: xilinx_zynq_pynq - PYNQ Z1 / Z2 xilinx_zynq_microzed - MicroZed 7010 / 7020 xilinx_zynq_picozed - PicoZed 7010 / 7015 / 7020 / 7030 xilinx_zynq_zybo - ZYBO xilinx_zynq_zybo_z7 - ZYBO Z7-10 / Z7-20 N.b. Arty Z7-20 is basically a PYNQ Z1 - different board color and updated Eth PHY.
* Fix zedboard clock settingsBernd Moessner2023-11-281-2/+1
|
* Fix add missing clock settings for zc706Bernd Moessner2023-11-281-1/+3
|
* spec: Add QEMU test annotationsKinsey Moore2023-07-101-0/+2
| | | | | | | | | QEMU is known to fail certain tests intermittently due to clock tick delivery issues. This defines those tests as intermittent for BSPs intended to run on QEMU alone. Updates #4922 Updates #4072
* Update company nameSebastian Huber2023-05-2024-24/+24
| | | | | The embedded brains GmbH & Co. KG is the legal successor of embedded brains GmbH.
* build: Use enabled by for defaultsSebastian Huber2023-01-1716-73/+68
| | | | | | | | | | | | | | Merge the "default" and "default-by-variant" attributes. Use an "enabled-by" expression to select the default value based on the enabled set. This makes it possible to select default values depending on other options. For example you could choose memory settings based on whether RTEMS_SMP is enabled or disabled. The change was tested by comparing the output of ./waf bspdefaults before and after the change.
* build: Replace variant patterns with a listSebastian Huber2023-01-176-9/+15
| | | | | | | | | | | Replace the variant patterns in the default-by-variant list with an explicit list of matching BSPs. The change was tested by comparing the output of ./waf bspdefaults before and after the change.
* build: Format build itemsSebastian Huber2023-01-177-12/+12
| | | | | Use yaml.dump(data, default_flow_style=False, allow_unicode=True) with a custom representer for integer default values to format all build items.
* spec/bsps: Do not install tm27.hChris Johns2022-08-221-1/+0
| | | | Updates #4705
* build: Fix optimization flags definition orderSebastian Huber2022-07-044-8/+8
| | | | | | OPTIMIZATION_FLAGS must be defined before /build/bsp/bspopts is processed. Update #4670.
* build: Add cppflags, cflags, cxxflags to groupsSebastian Huber2022-07-041-0/+3
| | | | | | | Propagate the group defined cppflags, cflags, and cxxflags from parent groups to child items through the build item context. Update #4670.
* bsps: Default to CPU counter benchmark timerSebastian Huber2022-01-151-1/+1
| | | | | | Most BSPs which used the stubbed benachmark timer provide a CPU counter. All BSPs provide at least a stub CPU counter. Simply use the benchmark timer implementation using the CPU counter.
* spec: Update location of cadence I2CKinsey Moore2021-12-091-2/+4
| | | | | | When the cadence I2C code was moved to a shared directory, the references were updated but the install locations weren't. This updates the install locations to match what out-of-tree applications expect.
* build: Use common objects item for get memorySebastian Huber2021-11-302-1/+2
|
* bsps/gicv2: Allow BSPs to define IRQ attributesKinsey Moore2021-09-211-0/+1
| | | | | | | ARM's GICv2 is configurable and its attributes vary between implementations including omission of specific interrupts. This allows BSPs to accomodate those varying implementations with customized attribute sets.
* bsps/zynq: Moved general i2c files to shared directoriesStephen Clark2021-09-091-3/+3
| | | | | Certain files related to the Zynq BSP's I2C driver are useable by the ZynqMP BSP as well. Moved these files to shared directory in anticipation of I2C support for ZynqMP.
* build: Merge default-by-family into by-variantSebastian Huber2021-08-1816-16/+0
| | | | | | | Prefix the BSP family name with "bsps/" to make it distinct to the BSP variant names. Update #4468.
* build: Use BSP family for optionsChris Johns2021-07-1516-0/+16
| | | | | | | - Optionally add support for 'default-by-family' to allow option to be set by a family and so all related BSPs Close #4468
* bsps/shared: Add Xilinx-AXI SPI driver to wafJan Sommer2021-03-301-0/+2
| | | | Updates #4321
* bsps/xilinx_zynq: Add SPI driver to wafJan Sommer2021-03-101-0/+2
| | | | Updates #4320
* bsps: Add default rtems_get_target_hash()Sebastian Huber2021-02-261-0/+1
| | | | Update #4267.
* build: Sort source listsSebastian Huber2021-02-241-1/+1
| | | | Use the Python sorted() function to sort the "source" lists.
* bsps: Use header file for GIC architecture supportSebastian Huber2020-12-231-1/+0
| | | | | | This avoids a function call overhead in the interrupt dispatching. Update #4202.
* bsp/xilinx_zynq: Enable support for 4kiB MMU pagesJan Sommer2020-12-111-1/+1
| | | | | | | - Disabled by default - Enable using ARM_MMU_USE_SMALL_PAGES option Close 4192.
* spec: Move zynq-uart into its own objectKinsey Moore2020-12-041-0/+2
| | | | | | | Currently, zynq-uart code is always built and has some requirements for BSPs that use it. Instead of making all BSPs satisfy that requirement or working around it by setting defaults, this moves the zynq-uart code into its own spec build object so it can be included if needed.
* Add AArch64 ZynpMP BSPKinsey Moore2020-12-042-16/+1
| | | | | | | | This adds a BSP family that runs on the Xilinx Ultrascale+ MPSOC (ZynqMP) family of chips. It is configured to be usable on the Qemu ZCU102 machine definition and should be almost trivially portable to ZynqMP development boards and custom hardware. It is also configured to be usable with libbsd.
* bsps: Move ARM GICv2 driver to bsps/sharedKinsey Moore2020-12-021-1/+2
| | | | | This moves the ARM GICv2 driver to bsps/shared to be usable by AArch64 code.
* bsps: Move zynq-uart to bsps/sharedKinsey Moore2020-12-021-2/+0
| | | | | This moves the zynq-uart driver from bsps/arm/shared to bsps/shared to accomodate use by AArch64 BSPs.
* build: Alternative build system based on wafSebastian Huber2020-09-1425-0/+572
Update #3818.
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-07 15:36:57 +0000