summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu (follow)
Commit message (Expand)AuthorAgeFilesLines
* score: Remove processor event broadcast/receiveSebastian Huber2021-07-288-103/+0
* cpukit: occured -> occurredSebastian Huber2021-07-162-4/+4
* sparc: Prefer RTEMS_FATAL_SOURCE_EXCEPTIONSebastian Huber2021-07-151-14/+0
* arm: For AArch32 use non-shareable memorySebastian Huber2021-06-291-2/+2
* arm: Fix AARCH32_PMSA_ATTR_XN valueSebastian Huber2021-06-291-1/+1
* arm: Fix AArch32 memory attribute definesSebastian Huber2021-06-291-4/+4
* arm: Disable alignment check in PMSA initSebastian Huber2021-06-291-1/+1
* sparc: Simplify trap table initializationSebastian Huber2021-06-243-54/+638
* sparc: Move FP frame offset defines to cpuimpl.hSebastian Huber2021-06-242-57/+57
* sparc: More reliable bad trap handlingSebastian Huber2021-06-245-1/+513
* sparc: Move ISR handler install routinesSebastian Huber2021-06-242-174/+201
* score: Remove _CPU_Initialize_vectors()Sebastian Huber2021-06-2412-72/+0
* cpu/armv7m: Fix initialization of MPU regionsChristian Mauderer2021-06-211-1/+1
* cpu/armv7m: Avoid regions with negative sizeChristian Mauderer2021-06-211-1/+1
* arm: Fix parameter use in AARCH32_PMSA_MEM_ATTR()Sebastian Huber2021-06-161-1/+1
* bsps/aarch64: Add MMU driver to relax alignmentKinsey Moore2021-05-271-16/+50
* bsps/aarch64: Break out system registersKinsey Moore2021-05-271-0/+9985
* score/aarch64: Align context validation frameKinsey Moore2021-05-261-11/+18
* score: Add _CPU_Context_switch_no_return()Sebastian Huber2021-05-188-4/+55
* Remove superfluous <rtems/score/wkspace.h> includesSebastian Huber2021-04-208-8/+0
* cpukit/aarch64: Restore ISR cookie bit maskKinsey Moore2021-04-191-13/+13
* cpukit/aarch64: Add ESR register decodingAlex White2021-04-061-10/+125
* leon,tn-0018: work around GRLIB-TN-0018 errataDaniel Hellstrom2021-03-116-1/+105
* sparc,leon: avoid triggering LEON3FT errata TN-0009Daniel Hellstrom2021-03-111-2/+3
* sparc,leon: avoid triggering TN-0009 bad sequenceDaniel Hellstrom2021-03-111-1/+2
* sparc: fix bad register alignment for 64 bit storeDaniel Hellstrom2021-03-111-1/+3
* sparc: Remove sequences that the B2BST scan script warns aboutDaniel Cederman2021-03-112-3/+6
* bsps/aarch64: RTEMS_DEBUG stack alignment faultsKinsey Moore2021-03-051-2/+8
* score/aarch64: Fix interrupt level readsAlex White2021-03-052-3/+7
* aarch64: Fix context switchSebastian Huber2021-03-051-2/+2
* score: Enforce CPU_STACK_ALIGNMENT requirementsSebastian Huber2021-03-0411-98/+8
* nios2: Allow ISR nesting in dispatch variantSebastian Huber2021-02-012-173/+16
* nios2: Optimize ISR dispatch variantSebastian Huber2021-02-011-42/+60
* nios2: Use Per_CPU_Control::isr_dispatch_disableSebastian Huber2021-02-015-35/+23
* nios2: Add TLS supportSebastian Huber2021-02-011-4/+15
* nios2: Make _ISR_Is_in_progress() weakSebastian Huber2021-02-011-1/+1
* nios2: Fix ISR dispatch variantsSebastian Huber2021-02-012-9/+7
* Update header.amSebastian Huber2020-12-231-0/+2
* arm: Add support for Arm PMSAv8-32Sebastian Huber2020-12-223-0/+568
* arm: Add header file for AArch32 System RegistersSebastian Huber2020-12-221-0/+14657
* arm: Optimize arm_interrupt_disable()Sebastian Huber2020-12-161-2/+11
* cpu/armv7m: Fix table based init for ARMV7M_MPUChristian Mauderer2020-12-141-1/+7
* cpukit/aarch64: Add explanation of exception flowKinsey Moore2020-12-102-3/+18
* cpukit/aarch64: Use hex consistently for offsetsKinsey Moore2020-12-105-116/+116
* arm: Support Armv8 in <rtems/score/arm.h>Sebastian Huber2020-12-101-11/+10
* score/aarch64: Resolve warning in exception dumpKinsey Moore2020-11-241-2/+2
* cpu/armv7m: Add table based init for ARMV7M_MPUChristian Mauderer2020-11-201-0/+103
* score/aarch64: Size saved SP register for ABIKinsey Moore2020-11-131-1/+4
* sparc: Add SPARC_INTERRUPT_SOURCE_TO_TRAP()Sebastian Huber2020-11-061-0/+12
* sparc: Add SPARC_INTERRUPT_TRAP_TO_SOURCE()Sebastian Huber2020-11-061-0/+17
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-27 15:17:35 +0000