summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/powerpc/ppc-isr-disable-mask.S (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Update company nameSebastian Huber2023-05-201-1/+1
| | | | | The embedded brains GmbH & Co. KG is the legal successor of embedded brains GmbH.
* cpukit/: Scripted embedded brains header file clean upJoel Sherrill2022-03-101-6/+0
| | | | Updates #4625.
* score/cpu/powerpc: Change license to BSD-2Joel Sherrill2022-02-281-3/+22
| | | | Updates #3053.
* Canonicalize config.h includeSebastian Huber2020-04-161-1/+1
| | | | | | | | Use the following variant which was already used by most source files: #ifdef HAVE_CONFIG_H #include "config.h" #endif
* Change all references of rtems.com to rtems.org.Chris Johns2014-03-211-1/+1
|
* powerpc: Change interrupt disable implemetationSebastian Huber2014-02-191-0/+24
Instead of SPRG0 (= special purpose register 272) use the new global symbol _PPC_INTERRUPT_DISABLE_MASK to store the interrupt disable mask. The benefit is that it is now possible to disable interrupts without further run-time initialization in boot_card(). At least on Freescale e500 cores this leads also to a faster execution since the mfmsr and mfspr instruction require four cycles to complete. The instructions to load the mask value can execute while the mfmsr is in progress.