summaryrefslogtreecommitdiffstats
path: root/bsps/riscv (follow)
Commit message (Expand)AuthorAgeFilesLines
* imfs: Replace devfs with an IMFS specializationSebastian Huber2020-03-091-3/+0
* Use RTEMS_SYSINIT_ORDER_LAST_BUT_5Sebastian Huber2020-02-041-1/+1
* bsps: Add RamEnd to linker command filesSebastian Huber2020-02-041-0/+1
* Regenerate headers.amSebastian Huber2019-11-291-0/+1
* bsp/riscv: Fix format and warningsSebastian Huber2019-11-142-45/+27
* bsp/riscv: Fix use of uninitialized integerSebastian Huber2019-11-141-6/+1
* bsp/riscv: riscv_get_core_frequency()Sebastian Huber2019-11-142-43/+23
* bsps/riscv: UART - Read reg-shift from DTB to properly set/get registersHesham Almatary2019-10-301-2/+13
* riscv: Add new BSP cfg variants to be built with llvm/clangHesham Almatary2019-10-278-0/+112
* riscv: Add new offending input sections to the linker scriptHesham Almatary2019-10-271-0/+5
* riscv: Add NOLOAD directive to the .work sectionHesham Almatary2019-10-271-1/+1
* riscv: Address differences in the linkerscript between GNU LD and LLVM/LLDHesham Almatary2019-10-271-51/+51
* riscv: Generate linkcmds.base from the shared linkcmds.base.inHesham Almatary2019-10-271-0/+0
* riscv: add freedom E310 Arty A7 bspPragnesh Patel2019-10-237-5/+312
* score: Rename _SMP_Get_processor_count()Sebastian Huber2019-04-111-9/+9
* rtems: Add rtems_scheduler_get_processor_maximum()Sebastian Huber2019-04-092-3/+3
* bsps: Adjust shared Doxygen groupsSebastian Huber2019-03-082-2/+10
* bsps: Adjust bsp.h Doxygen groupsSebastian Huber2019-03-083-3/+57
* bsps: Adjust architecture Doxygen groupsSebastian Huber2019-03-041-0/+7
* griscv: add additional cpu configurationsJiri Gaisler2019-02-085-1/+37
* riscv: add griscv bspJiri Gaisler2019-01-2219-0/+1315
* bsp/riscv: Clear boot command lineSebastian Huber2019-01-081-0/+1
* score: Rename interrupt stack symbolsSebastian Huber2018-11-081-3/+3
* riscv: Allow platforms with no PLIC to proceedHesham Almatary2018-09-171-0/+5
* bsp/riscv: Add missing BSP variantSebastian Huber2018-08-021-0/+9
* bsp/riscv: Fix build with RTEMS_SMP undefinedSebastian Huber2018-08-023-12/+10
* bsp/riscv: Fix a synchronization issue for PLICSebastian Huber2018-08-021-0/+8
* bsp/riscv: Remove unused variableSebastian Huber2018-08-011-4/+0
* bsp/riscv: Add NS16750 support to console driverSebastian Huber2018-08-011-36/+74
* bsp/riscv: Initialize FPU depending on ISASebastian Huber2018-08-011-1/+4
* bsp/riscv: Fix clock driverSebastian Huber2018-08-011-17/+49
* bsp/riscv: Fix inter-processor interruptsSebastian Huber2018-07-271-1/+7
* riscv: Rework CPU counter supportSebastian Huber2018-07-271-4/+18
* bsp/riscv: Use interrupt driven NS16550 driverSebastian Huber2018-07-251-1/+9
* bsp/riscv: Add PLIC supportSebastian Huber2018-07-254-2/+258
* bsp/riscv: Add simple SMP support to clock driverSebastian Huber2018-07-251-0/+2
* bsp/riscv: Use CPU counter btimerSebastian Huber2018-07-251-68/+0
* bsp/riscv: Add basic SMP startupSebastian Huber2018-07-256-26/+295
* riscv: Add CLINT and PLIC supportSebastian Huber2018-07-253-62/+4
* bsps/riscv: Update linker-symbols.hSebastian Huber2018-07-251-15/+16
* bsp/riscv: Add reset via for SiFive Test FinisherSebastian Huber2018-07-251-5/+18
* bsp/riscv: Add and use riscv_fdt_get_address()Sebastian Huber2018-07-254-24/+79
* bsp/riscv: Fix HTIF warningsSebastian Huber2018-07-255-5/+62
* riscv: Rework exception handlingSebastian Huber2018-07-257-51/+86
* bsp/riscv: Add console support for NS16550 devicesSebastian Huber2018-07-061-0/+100
* bsp/riscv: Simplify printk() supportSebastian Huber2018-07-063-19/+16
* riscv: Add LADDR assembler defineSebastian Huber2018-07-061-8/+8
* riscv: Implement CPU counterSebastian Huber2018-07-061-10/+2
* bsps: Update headers.amSebastian Huber2018-07-051-0/+8
* riscv: Add _CPU_Get_current_per_CPU_control()Sebastian Huber2018-06-281-1/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-28 14:14:27 +0000