Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Update company name | Sebastian Huber | 2023-05-20 | 1 | -1/+1 |
* | riscv: Resurrect RISCV_ENABLE_HTIF_SUPPORT | Sebastian Huber | 2023-01-12 | 1 | -2/+5 |
* | RISC-V: Always probe for HTIF and remove RISCV_ENABLE_HTIF_SUPPORT | Hesham Almatary | 2022-12-23 | 1 | -4/+7 |
* | bsps/riscv: Add Microchip PolarFire SoC BSP variant | Padmarao Begari | 2022-09-20 | 1 | -0/+3 |
* | score: Canonicalize _CPU_Fatal_halt() | Sebastian Huber | 2021-07-28 | 1 | -1/+2 |
* | riscv: Make sifive_test finisher 4 bytes | Hesham Almatary | 2020-09-17 | 1 | -1/+1 |
* | bsp/riscv: Add reset via for SiFive Test Finisher | Sebastian Huber | 2018-07-25 | 1 | -5/+18 |
* | bsp/riscv: Fix HTIF warnings | Sebastian Huber | 2018-07-25 | 1 | -2/+7 |
* | bsp/riscv_generic: Rename to "riscv" | Sebastian Huber | 2018-06-27 | 1 | -0/+35 |