summaryrefslogtreecommitdiffstats
path: root/bsps/riscv/riscv/start (follow)
Commit message (Expand)AuthorAgeFilesLines
* Update company nameSebastian Huber2023-05-203-3/+3
* bsps/riscv: add riscv/kendrytek210 BSP variant source changesAlan Cudmore2023-03-281-0/+43
* bsps/riscv: Fix riscv_get_hart_index_by_phandle()Sebastian Huber2023-03-172-2/+10
* bsps/riscv: Make SMP start more robustSebastian Huber2023-03-171-4/+1
* riscv: Resurrect RISCV_ENABLE_HTIF_SUPPORTSebastian Huber2023-01-121-2/+5
* RISC-V: Always probe for HTIF and remove RISCV_ENABLE_HTIF_SUPPORTHesham Almatary2022-12-231-4/+7
* bsps/riscv: Fix bsp_fdt_map_intr()Sebastian Huber2022-11-231-1/+1
* bsps/riscv: Add Microchip PolarFire SoC BSP variantPadmarao Begari2022-09-203-3/+21
* bsp_specs: Delete last remnants of these.Joel Sherrill2021-11-291-0/+0
* build: Remove old build systemSebastian Huber2021-09-211-46/+0
* score: Canonicalize _CPU_Fatal_halt()Sebastian Huber2021-07-281-1/+2
* bsps: Replace bsp_specs with an empty fileSebastian Huber2021-01-281-9/+0
* bsps/riscv: Add bsp_fdt_map_intr()Sebastian Huber2020-09-231-0/+6
* riscv: Make sifive_test finisher 4 bytesHesham Almatary2020-09-171-1/+1
* bsp/riscv: riscv_get_core_frequency()Sebastian Huber2019-11-141-41/+23
* riscv: add freedom E310 Arty A7 bspPragnesh Patel2019-10-231-0/+52
* riscv: add griscv bspJiri Gaisler2019-01-222-532/+0
* bsp/riscv: Clear boot command lineSebastian Huber2019-01-081-0/+1
* score: Rename interrupt stack symbolsSebastian Huber2018-11-081-3/+3
* bsp/riscv: Fix build with RTEMS_SMP undefinedSebastian Huber2018-08-021-5/+7
* bsp/riscv: Initialize FPU depending on ISASebastian Huber2018-08-011-1/+4
* bsp/riscv: Add PLIC supportSebastian Huber2018-07-251-1/+1
* bsp/riscv: Add basic SMP startupSebastian Huber2018-07-253-18/+225
* bsp/riscv: Add reset via for SiFive Test FinisherSebastian Huber2018-07-251-5/+18
* bsp/riscv: Add and use riscv_fdt_get_address()Sebastian Huber2018-07-251-0/+43
* bsp/riscv: Fix HTIF warningsSebastian Huber2018-07-251-2/+7
* riscv: Rework exception handlingSebastian Huber2018-07-252-34/+35
* riscv: Add LADDR assembler defineSebastian Huber2018-07-061-8/+8
* riscv: Add _CPU_Get_current_per_CPU_control()Sebastian Huber2018-06-281-1/+5
* bsp/riscv: Fix vector table for lp64Sebastian Huber2018-06-281-16/+22
* bsp/riscv: Add SMP startup synchronizationSebastian Huber2018-06-281-2/+20
* bsp/riscv: Add device tree supportSebastian Huber2018-06-281-6/+12
* riscv: Add dummy SMP supportSebastian Huber2018-06-281-0/+10
* bsp/riscv: Load global pointerSebastian Huber2018-06-271-0/+6
* bsp/riscv: Use memset() to clear .bssSebastian Huber2018-06-271-10/+5
* riscv: Format assembler filesSebastian Huber2018-06-271-33/+36
* bsp/riscv: Do not clear integer registers at startSebastian Huber2018-06-271-31/+0
* bsp/riscv: Add BSP options to define RAM regionSebastian Huber2018-06-271-1/+1
* bsp/riscv_generic: Rename to "riscv"Sebastian Huber2018-06-275-0/+593
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-12 05:50:37 +0000