summaryrefslogtreecommitdiffstats
path: root/bsps/arm/xilinx-zynqmp-rpu (follow)
Commit message (Collapse)AuthorAgeFilesLines
* bsps/xil-ttc: Improve clock driverSebastian Huber2024-04-112-4/+0
| | | | | | | Make the clock driver parameters configurable. Use the maximum counter frequency to get the best time resolution. Decouple the CPU counter from the timecounter. Make the tick catch up handling more robust. Add a validation test for the tick catch up.
* dev/serial: Add Zynq UART kernel I/O supportSebastian Huber2024-04-041-36/+4
| | | | | | Replace the BSP_CONSOLE_MINOR BSP option for the Xilinx Zynq BSPs with the new BSP option ZYNQ_UART_KERNEL_IO_BASE_ADDR. Move the kernel I/O support to a shared file.
* dev/serial: Add ZYNQ_UART_[01]_BASE_ADDRSebastian Huber2024-04-042-2/+4
| | | | This helps to provide a shared implementation of the kernel I/O support.
* dev/serial: Simplify some Zynq UART functionsSebastian Huber2024-03-271-17/+6
| | | | | | Make the initialization and polled functions independent of the Termios context. This helps to implement the kernel I/O support without a dependency on the Termios framework.
* bsps/xilinx-zynqmp-rpu: Invalidate caches on startStanislav Pankevich2024-01-161-0/+8
| | | | This corrects an issue where caches can be dirty on warm boot.
* bsps/arm: Add BSP for ZynqMP RPUPhilip Kirkpatrick2023-11-208-0/+644
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-28 17:37:43 +0000