summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/aarch64/xilinx-versal/obj.yml (follow)
Commit message (Collapse)AuthorAgeFilesLines
* aarch64/versal: Add UART interrupt supportChris Johns2022-11-221-0/+1
|
* spec/bsps: Do not install tm27.hChris Johns2022-08-221-1/+0
| | | | Updates #4705
* irq/arm-gicv3.h: Customize CPU Interface initSebastian Huber2022-07-121-1/+0
| | | | | | | Use the existing WRITE_SR() abstraction to access the interrupt group 0 and 1 enable registers. This fixes the build for the AArch32 target. Add BSP options which define the initial values of CPU Interface registers.
* build: Use common objects item for get memorySebastian Huber2021-11-301-1/+0
|
* build: Remove trailing white spaceSebastian Huber2021-11-291-1/+1
|
* aarch64: Break out MMU definitionsKinsey Moore2021-11-011-0/+1
| | | | | | This moves the AArch64 MMU memory type definitions into cpukit for use by libdebugger since remapping of memory is required to insert software breakpoints.
* aarch64/xilinx-versal: new BSPs for qemu and vck190Gedare Bloom2021-06-241-0/+44