| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
Updates #4705
|
|
|
|
|
|
|
| |
Use the existing WRITE_SR() abstraction to access the interrupt group 0 and 1
enable registers. This fixes the build for the AArch32 target.
Add BSP options which define the initial values of CPU Interface registers.
|
| |
|
|
|
|
|
|
| |
This moves the AArch64 MMU memory type definitions into cpukit for use
by libdebugger since remapping of memory is required to insert software
breakpoints.
|
|
The a72 BSPs are identical to the a53 BSPs just changing a53 to a72.
|