summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/or1k/or1ksim/clock/clockdrv.c (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Rename or1ksim BSP to generic_or1kHesham ALMatary2015-04-191-149/+0
| | | | | | | or1ksim BSP was initially named after or1ksim simulator, and it was intented to only run there. But now it can also run on QEMU, jor1k and real FPGA boards without modifications. It makes more sense to give it a new generic name like generic_or1k.
* libbsp/or1ksim: Fix warnings.Hesham ALMatary2014-10-131-1/+1
|
* or1ksim: Implement cpu counter functions.Hesham ALMatary2014-09-161-0/+24
|
* or1ksim: work-around to make or1ksim tick timer accurate.Hesham ALMatary2014-09-161-7/+28
| | | | | | | | | This patch avoids unexpected behavior when initializing tick timer registers. Initializing these registers fires unexpected exceptions and interrupts even though RTEMS has not enabled interrupts yet. So, a little long interval added to allow RTEMS to finish the remaining initialization work before running the application. The tick timer interval is adjusted to reflect an accurate timing for RTEMS applications.
* Add new (first) OpenRISC BSP called or1ksim.Hesham ALMatary2014-08-201-0/+104
This BSP is intended to run on or1ksim (the main OpenRISC emulator). Fixed version according to Joel comments from the mailing list.