| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
|
|
|
|
|
|
| |
- The call to enable the openpic irq for the ISA bridge fails
because the IRQ used is offset by the ISA bus signals and
the openpic call expects an IRQ relative to its signals.
- Add the MVME 2600/2700 to the list of boards with an ISA bridge.
Closes #4231
|
|
|
|
|
|
|
|
| |
Use the idle stack to buffer early uses of printk(). Print the buffered
characters during initialization when the UART is available and before
the idle stack is used normally.
This fix relates to a Coverity issue (PW.SET_BUT_NOT_USED).
|
|
|
|
| |
This fix relates to a Coverity issue (PW.INCOMPATIBLE_PARAM).
|
|
|
|
|
|
| |
Remove superfluous include. Fix comment formatting.
This fix relates to a Coverity issue (NESTING_INDENT_MISMATCH).
|
|
|
|
|
|
|
|
|
| |
Fixes:
bsps/shared/dev/irq/arm-gicv2.c:53:6: warning: no previous prototype for
'bsp_interrupt_dispatch' [-Wmissing-prototypes]
Close #4227.
|
|
|
|
|
|
|
| |
There is not need to check that vector >= BSP_INTERRUPT_VECTOR_MIN since
BSP_INTERRUPT_VECTOR_MIN is zero and vector is unsigned.
This fix relates to CID 1399742 (NO_EFFECT).
|
|
|
|
|
|
|
| |
This fixes an issue with the latest tool chain which adds the default
linker script in the endfile specification.
Update #3250.
|
|
|
|
|
|
|
| |
If CPU_DATA_CACHE_ALIGNMENT == CPU_INSTRUCTION_CACHE_ALIGNMENT we had
dead code with the previous implementation.
This fix relates to CID 1399776 (DEADCODE).
|
|
|
|
| |
Sort alphabetically.
|
|
|
|
| |
GCC 11 uses DWARF 5 by default.
|
|
|
|
|
|
|
|
|
| |
For i.MX7 U-Boot initializes the system counter. On i.MX6 Barebox is
often used which doesn't initialize the counter. With this patch, we try
to auto-detect whether the counter is initialized or not and do the
initialization ourself if necessary.
Closes #3869
|
|
|
|
|
|
|
|
| |
This allows an application to get the registers of the LPSPI. That is
usefull for applications that want to use DMA for a very specialized and
highly optimized communication.
Update #4180
|
|
|
|
|
|
|
| |
Also currently no driver uses these numbers, it is usefull for
applications that want to use the DMA.
Update #4180
|
|
|
|
|
|
|
|
|
|
| |
Note: The changes have been done with portability in mind. The driver
should (in theory) be able to replace the original one in the MPC BSPs
too. For full compatibility an adaption layer and especially a test
would be necessary. Because both are missing, don't integrate it into
the MPC BSP now.
Update #4180
|
|
|
|
|
|
| |
This is a preparation for making the driver universal.
Update #4180
|
|
|
|
|
|
|
| |
If spi or i2c slaves are "connected" to the spi or i2c bus, the device
tree compiler complains if the busses are not named spi or i2c.
Update #4180
|
|
|
|
|
| |
Both Qemu and actual hardware treat the second UART in memory map as the
primary UART. This adjusts the ZynqMP BSPs to match.
|
|
|
|
|
|
|
| |
This allows applications to individually provide configuration
structures.
Update #4209.
|
|
|
|
|
|
|
| |
This allows applications to individually provide configuration
structures.
Update #4209.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
RTEMS OFW is a FDT only implementation of the OpenFirmWare
interface. This API is created to be compatible with FreeBSD
OpenFirmWare interface. The main intention is to make
porting of FreeBSD drivers to RTEMS easier.
Most functions implemented have an direct one-one mapping
with the original OFW API and some extra auxiliary functions
were implemented to make working with device trees easier in
RTEMS.
Update #3784
|
| |
|
|
|
|
|
|
|
|
| |
This BSP supports the Arm Fixed Virtual Platform. Only the Cortex-R52
processor configuration is supported by the BSP. It should be easy to
add support for other variants if needed.
Update #4202.
|
|
|
|
|
|
|
| |
The arm_cp15_set_exception_handler() is a complicated function which
should be avoided if possible.
Update #4202.
|
|
|
|
|
|
| |
This avoids a function call overhead in the interrupt dispatching.
Update #4202.
|
|
|
|
| |
Update #4202.
|
|
|
|
|
|
|
| |
Initialize the data and unified cache levels. Invalidate the
instruction cache levels.
Update #4202.
|
|
|
|
|
|
| |
This makes it possible to reuse this loop.
Update #4202.
|
|
|
|
|
|
|
| |
The start hook arguments are not used by a BSP. Removing them avoids
the need for a stack during the very early system initialization.
Update #4202.
|
|
|
|
|
|
|
| |
Make sure the branch predictors are invalidated before the first branch
is executed.
Update #4202.
|
|
|
|
|
|
|
|
|
|
| |
Set the VBAR to the vector table in the start section before
bsp_start_hook_0() is called to earlier handle exceptions in RTEMS.
Set the VBAR to the normal vector table in start.S for the main
processor. Secondary processors set it in bsp_start_hook_0().
Update #4202.
|
|
|
|
| |
Update #4202.
|
|
|
|
|
|
| |
Avoid one level of indirection.
Update #4202.
|
|
|
|
| |
Update #4202.
|
|
|
|
| |
Update #4184.
|
|
|
|
|
|
|
| |
When moving the headers from the imx BSP to the shared area, the wrong
directory has been selected. This patch fixes that problem.
Update #4180
|
|
|
|
|
|
| |
This allows simpler creation of own dts files for custom boards.
Update #4180
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
|
| |
The arm_cp15 function for accessing the current CPU index is specific
to ARMv7 while this header is used for ARMv8 as well. Instead, use a
generic accessor that is part of the standard CPU API.
|
|
|
|
|
|
| |
- For small tables only round to the next 4kiB instead of 1MiB
Close #4184.
|
|
|
|
|
|
|
| |
Remove the target filter for software-generated interrupts since this
feature is not supported by the affinity routing in GICv3.
Update #4202.
|
|
|
|
|
|
|
|
| |
Use the targets parameter to determine the targets of the SGI. Change
targets parameter type to 32-bit to ease the parameter passing. GICv3
supports up to 16 targets.
Update #4202.
|
| |
|
|
|
|
| |
Update #4202.
|
|
|
|
| |
Update #4202.
|