summaryrefslogtreecommitdiffstats
path: root/bsps/riscv/riscv/start/bspstart.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Update company nameSebastian Huber2023-05-201-1/+1
* bsps/riscv: add riscv/kendrytek210 BSP variant source changesAlan Cudmore2023-03-281-0/+43
* bsps/riscv: Fix riscv_get_hart_index_by_phandle()Sebastian Huber2023-03-171-1/+9
* bsps/riscv: Fix bsp_fdt_map_intr()Sebastian Huber2022-11-231-1/+1
* bsps/riscv: Add Microchip PolarFire SoC BSP variantPadmarao Begari2022-09-201-2/+17
* bsps/riscv: Add bsp_fdt_map_intr()Sebastian Huber2020-09-231-0/+6
* bsp/riscv: riscv_get_core_frequency()Sebastian Huber2019-11-141-41/+23
* riscv: add freedom E310 Arty A7 bspPragnesh Patel2019-10-231-0/+52
* bsp/riscv: Fix build with RTEMS_SMP undefinedSebastian Huber2018-08-021-5/+7
* bsp/riscv: Add basic SMP startupSebastian Huber2018-07-251-0/+91
* bsp/riscv: Add and use riscv_fdt_get_address()Sebastian Huber2018-07-251-0/+43
* riscv: Rework exception handlingSebastian Huber2018-07-251-0/+32