| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
| |
Also adjust BSP spec file to make it buildable with board files.
Sponsored-By: Precidata
|
|
|
|
|
|
| |
Also adjust BSP spec file to make it buildable with board files.
Sponsored-By: Precidata
|
|
|
|
| |
Sponsored-By: Precidata
|
|
|
|
|
|
|
| |
Updated content comes from STM32CubeIDE 1.9.0 generated for STM32H7B3I-DK
board and have RTEMS related changes merged in.
Sponsored-By: Precidata
|
|
|
|
| |
Sponsored-By: Precidata
|
|
|
|
|
|
| |
Also adjust BSP spec file to make it buildable with board files.
Sponsored-By: Precidata
|
|
|
|
|
|
|
|
| |
The patch merges differences in FMC configuration between system_stm32h7xx.c
file generated by STM32CubeIDE for 743i-eval2 board and the current RTEMS
ext-mem-ctl.c file.
Sponsored-By: Precidata
|
| |
|
|
|
|
|
|
|
|
| |
STM32H7B3I-DK BSP variant
The changes provided here are a result of a merge from various examples
system_stm32h7xx.c files provided by STMicroelectronics for the STM32H7B3I-DK
board with the original RTEMS file provided for the STM32H743I-EVAL2 board.
|
|
|
|
| |
while compiling for STM32H7B3I-DK BSP
|
|
|
|
| |
STM32H7B3I-DK BSP)
|
| |
|
|
|
|
| |
STM32H7B3I-DK BSP)
|
|
|
|
| |
Note: the ethernet port is not presented on the board anyway.
|
| |
|
|
|
|
| |
function
|
| |
|
| |
|
|
|
|
| |
Synchronize data and instruction streams.
|
|
|
|
| |
Updates #4625.
|
| |
|
|
|
|
|
|
| |
A device tree binary has to be 8 byte aligned in memory. This is checked
since RTEMS commit 34052ef78cf8724dee73e9279b2c6bff8cfed234 "libfdt: Add
FDT alignment check to fdt_check_header()".
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Put the next character into the send buffer if the buffer is empty and
not when the last character has been sent out to the line. This improves
the performance slightly.
Before that patch, the receive path was faster than the transmit path.
Therefore a simple echo could drop characters on a busy connection.
With this patch sending and receiving has about the same performance so
that no characters are lost.
Fixes #4610
|
|
|
|
|
|
|
|
|
|
| |
The driver didn't return with an error on (for example) a NACK on the
bus. This adds the expected error return. Due to the new case that a
transfer can be interrupted on an error, there were some new edge cases.
This patch therefore also fixes these edge cases by removing the
transfer_state that more or less duplicated the interrupt states.
Fixes #4592
|
|
|
|
|
|
|
|
|
|
| |
Do some clean ups. Remove superfluous variables. Eliminate some overly
complex logic (information about transfer and remaining bytes has been
tracked redundantly in multiple variables).
This patch doesn't change the behavior of the driver.
Update #4592
|
|
|
|
|
|
|
|
|
|
|
|
| |
If the system is busy with other interrupts and the UART is set to a
fast baud rate, it's possible to loose UART interrupts and therefore
characters. This allows to optionally enable a DMA for the UARTs so that
a number of lost interrupts can be tolerated.
The number of DMAs on this chip is limited and not not all applications
need that feature. Therefore the DMA is disabled by default.
Close #4578
|
|
|
|
|
|
|
|
|
|
| |
If no extended features of the USART are used and if the comparison
feature of the UART is not used, the two modules are compatible. The
drivers were nearly identical except for some names of the defines.
This patch merges the two drivers into one.
Update #4578
|
|
|
|
| |
Updates #3937.
|
| |
|
|
|
|
|
| |
Close #3250.
Close #4081.
|
|
|
|
|
| |
Certain files related to the Zynq BSP's I2C driver are useable by the ZynqMP BSP as well.
Moved these files to shared directory in anticipation of I2C support for ZynqMP.
|
|
|
|
|
|
|
|
| |
It wasn't possible to keep the CS line low between multiple message
descriptors in one transfer. This patch reworks the driver so that it is
possible.
Update #4180
|
|
|
|
|
|
| |
The Pi firmware added a wfe(wait for event), the cores 1-3 wait
for the start address being written to the mailbox register, followed
by a SEV poke to the mailbox that acts as a wfe wake-up event.
|
|
|
|
|
| |
Do not continue execution on processors which are not configured to prevent the
use of arbitrary memory for the initialization stack.
|
|
|
|
|
|
| |
Do not return a status code in bsp_interrupt_facility_initialize() since this
leads to unreachable code in bsp_interrupt_initialize(). Use RTEMS_DEBUG
assertions in bsp_interrupt_facility_initialize() if necessary.
|
|
|
|
|
|
|
|
| |
Add default implementations for bsp_interrupt_get_affinity() and
bsp_interrupt_set_affinity() which are required to link all tests in SMP
configurations.
Update #3269.
|
|
|
|
|
|
| |
Return a status code for bsp_interrupt_vector_disable().
Update #3269.
|
|
|
|
|
|
| |
Return a status code for bsp_interrupt_vector_enable().
Update #3269.
|
|
|
|
|
|
| |
Add a default implementation which just returns RTEMS_UNSATISFIED.
Update #3269.
|
|
|
|
|
|
|
| |
Add a default implementation which clears the attributes to zero and
just returns RTEMS_SUCCESSFUL for valid parameters.
Update #3269.
|
|
|
|
|
|
|
|
|
| |
Add rtems_interrupt_raise_on() and rtems_interrupt_clear().
Add a default implementation which just returns RTEMS_UNSATISFIED for
valid parameters.
Update #3269.
|
|
|
|
|
|
|
| |
Add a default implementation which just returns RTEMS_UNSATISFIED for
valid parameters.
Update #3269.
|
|
|
|
|
|
|
|
|
| |
When compiling the lwIP port for the TMS570, there
were issues with the BSP. Headers are expected in a folder
named ti_herc which did not exist. This fixes the issue.
Furthermore, there were multiple warnings about define redefinitions.
This was fixed as well.
|
|
|
|
|
|
|
|
|
|
| |
These patches were submitted a few months ago, but it was found out
that the default-by-family: [] were missing in the GPIO .yml lines.
This was fixed in this patch.
This patch accounts for different pins for the ETH peripheral
on STM32H7 devices. For example, the Nucleo H743ZI has slightly
different pins than other STM32H7 boards.
|
|
|
|
|
| |
Flush imx_gic_dist_base so that secondary processors can use the right
address.
|
|
|
|
|
|
|
|
| |
Skip the data cache initialization if we are a secondary processor.
The bug was introduced by e164df5e33608576443b4cd5923a9046358ee773 and
did not show up in tests using Qemu since the data cache behaviour is
not emulated.
|
| |
|
| |
|
| |
|