summaryrefslogtreecommitdiffstats
path: root/doc/cpu_supplement (follow)
Commit message (Collapse)AuthorAgeFilesLines
* doc: Fix interrupt level ARM documentationSebastian Huber2015-06-261-4/+3
|
* doc: Update ARM documentationSebastian Huber2015-06-261-5/+15
|
* doc: Add new documentation section for Epiphany architectureHesham ALMatary2015-05-213-0/+83
|
* doc: Clarify SPARC floating point ABIAlexander Krutwig2015-05-211-1/+6
|
* doc: Describe new default error handler for SparcDaniel Cederman2015-02-111-4/+12
|
* doc: Add multilib section to CPU supplementSebastian Huber2014-12-163-0/+121
| | | | Add multilib section for ARM and PowerPC
* SPARC: optimize IRQ enable & disableDaniel Hellstrom2014-12-041-4/+27
| | | | | | | | | | | | | | | | * Coding style cleanups. * Use OS reserved trap 0x89 for IRQ Disable * Use OS reserved trap 0x8A for IRQ Enable * Add to SPARC CPU supplement documentation This will result in faster Disable/Enable code since the system trap handler does not need to decode which function the user wants. Besides the IRQ disable/enabled can now be inline which avoids the caller to take into account that o0-o7+g1-g4 registers are destroyed by trap handler. It was also possible to reduce the interrupt trap handler by five instructions due to this.
* doc: Clarify ABI in SPARC CPU supplementSebastian Huber2014-09-121-11/+16
|
* doc/arm: Update floating point unit supportSebastian Huber2014-09-081-1/+9
|
* or1k.t: Fix spelling errorsJoel Sherrill2014-08-201-4/+4
|
* Add new documentation section for OpenRISC CPU architecture.Hesham ALMatary2014-08-203-0/+84
|
* sparc: Add _CPU_Get_current_per_CPU_control()Sebastian Huber2014-04-281-0/+5
| | | | | | | | | | | | | | | | Use register g6 for the per-CPU control of the current processor. The register g6 is reserved for the operating system by the SPARC ABI. On Linux register g6 is used for a similar purpose with the same method since 1996. The register g6 must be initialized during system startup and then must remain unchanged. Since the per-CPU control is used in all critical sections of the operating system, this is a performance optimization for the operating system core procedures. An additional benefit is that the low-level context switch and interrupt processing code is now identical on non-SMP and SMP configurations.
* sparc: Document register g7 usageSebastian Huber2014-04-281-0/+3
|
* sparc: Optimize context switchSebastian Huber2014-04-281-0/+3
| | | | | | The registers g2 through g4 are reserved for applications. GCC uses them as volatile registers by default. So they are treated like volatile registers in RTEMS as well.
* bsps: Fix TLS support in linker command filesSebastian Huber2014-04-221-1/+3
| | | | | The TLS section symbols had wrong values in case of an empty TLS data section and a nonempty TLS BSS section.
* score: Clarify TLS supportSebastian Huber2014-04-171-1/+20
|
* Add documentation for profilingSebastian Huber2014-03-141-0/+12
|
* score: Add CPU counter supportSebastian Huber2014-02-141-0/+21
| | | | | | | | | Add a CPU counter interface to allow access to a free-running counter. It is useful to measure short time intervals. This can be used for example to enable profiling of critical low-level functions. Add two busy wait functions rtems_counter_delay_ticks() and rtems_counter_delay_nanoseconds() implemented via the CPU counter.
* Add thread-local storage (TLS) supportSebastian Huber2014-02-0420-2/+162
| | | | | Tested and implemented on ARM, m68k, PowerPC and SPARC. Other architectures need more work.
* sparc.t: Correct for V8/V9Joel Sherrill2013-11-201-5/+3
|
* doc master include files: Do not include top node on printed outputJoel Sherrill2013-02-261-0/+2
| | | | | | In PDF, DVI, and PostScript files, the contents of the @top node were being printed. These are intended only for info and html output formats.
* doc: Update version.texi and stamp-vti filesJoel Sherrill2013-02-262-4/+4
| | | | | See http://www.rtems.org/pipermail/rtems-devel/2013-February/002466.html for instructions on how to do this.
* doc: Update to build info format with texinfo 4.13 and 5.0Joel Sherrill2013-02-261-14/+15
| | | | | Texinfo 5.0 is a complete reimplementation and has stricter interpretations of the texinfo language.
* v850 port: Initial addition with BSP for simulator in GDBJoel Sherrill2012-06-112-2/+111
| | | | | | | | | | | | | | | | | | Port + v850 does not have appear to have any optimized bit scan instructions + v850 does have single instructions for wap u16 and u32 + Code path optimization preferences set + Add BSP variants for each GCC CPU model flag and a README - v850e1 variant does not work (fails during BSP initialization) BSP for GDB v850 Simulator + linkcmds matches defaults in GDB simulator with RTEMS mods + crt1.c added from v850 newlib port for __main() + BSP exits cleanly + printk and console I/O work + uses clock tick from IDLE task + Tests not requiring real clock ISR work Documentation + CPU Supplment chapter for v850 added
* Remove All CVS Id Strings Possible Using a ScriptJoel Sherrill2012-05-1115-81/+0
| | | | | | | | | | | | Script does what is expected and tries to do it as smartly as possible. + remove occurrences of two blank comment lines next to each other after Id string line removed. + remove entire comment blocks which only exited to contain CVS Ids + If the processing left a blank line at the top of a file, it was removed.
* Revert: Remove CVS IdsJoel Sherrill2012-05-071-0/+3
| | | | | See http://www.rtems.org/pipermail/rtems-devel/2012-May/001006.html for details.
* Remove CVS-Ids.Ralf Corsépius2012-05-041-3/+0
|
* Remove all .cvsignore files.Joel Sherrill2012-02-011-39/+0
|
* 2011-12-06 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-12-063-16/+3
| | | | | | | | | | | | | | | | | | | | | | | PR 1793/doc * .cvsignore, Makefile.am, README, configure.ac, index.html.in, main.am, project.am, ada_user/.cvsignore, ada_user/ada_user.texi, ada_user/example.texi, bsp_howto/.cvsignore, bsp_howto/bsp_howto.texi, cpu_supplement/.cvsignore, cpu_supplement/cpu_supplement.texi, cpu_supplement/preface.texi, develenv/.cvsignore, develenv/develenv.texi, develenv/intro.texi, filesystem/.cvsignore, filesystem/filesystem.texi, filesystem/preface.texi, networking/.cvsignore, networking/networking.texi, networking/preface.texi, porting/.cvsignore, porting/porting.texi, porting/preface.texi, posix1003.1/.cvsignore, posix1003.1/posix1003_1.texi, posix_users/.cvsignore, posix_users/posix_users.texi, posix_users/preface.texi, shell/.cvsignore, shell/preface.texi, shell/shell.texi, started/.cvsignore, started/started.texi, user/.cvsignore, user/c_user.texi, user/dirstat.texi, user/example.texi, user/glossary.texi, user/preface.texi: Convert from texi2www to texi2html. * texi2html_init.in: New file. * rtems_footer.html.in, rtems_header.html.in: Removed.
* 2011-12-05 Joel Sherrill <joel.sherrilL@OARcorp.com>Joel Sherrill2011-12-051-2/+2
| | | | | | | | | | * ada_user/version.texi, bsp_howto/version.texi, cpu_supplement/version.texi, develenv/version.texi, filesystem/version.texi, networking/version.texi, porting/version.texi, posix1003.1/version.texi, posix_users/version.texi, shell/version.texi, started/version.texi, user/version.texi: Update to match when files in directory where last touched.
* 2011-03-04 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-03-044-788/+1
| | | | | | | | PR 1752/doc * cpu_supplement/.cvsignore, cpu_supplement/Makefile.am, cpu_supplement/cpu_supplement.texi: Remove TI C4x CPU Supplement chapter. * cpu_supplement/tic4x.t: Removed.
* 2010-12-14 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2010-12-141-0/+1
| | | | | | | | | | | * Makefile.am, configure.ac, common/cpright.texi, common/rtems.texi.in, cpu_supplement/.cvsignore, started/Makefile.am, started/binaries.t, started/buildc.t, started/buildrt.t, started/intro.t, started/nextstep.t, started/nt.t, started/require.t, started/sample.t, started/started.texi, started/version.texi: Major update which includes removal of references to specific tool versions and patches. * started/tversions.texi.in: Removed.
* 2010-06-15 Gedare Bloom <giddyup44@yahoo.com>Joel Sherrill2010-06-153-1/+825
| | | | | | | PR 1565/cpukit * cpu_supplement/Makefile.am, cpu_supplement/cpu_supplement.texi: Merge SPARC64 port. * cpu_supplement/sparc64.t: New file.
* 2010-06-11 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius2010-06-111-8/+1
| | | | * cpu_supplement/Makefile.am: Include main.am.
* New.Ralf Corsepius2010-06-112-0/+8
|
* Remove EDITION (Unused)Ralf Corsepius2010-06-112-3/+0
|
* 2009-09-14 Sebastian Huber <sebastian.huber@embedded-brains.de>Joel Sherrill2009-09-143-186/+42
| | | | | | * cpu_supplement/arm.t: Update. * cpu_supplement/preface.texi: Typo. * cpu_supplement/general.t: Expanded abbreviation.
* 2009-04-19 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2009-04-194-2/+138
| | | | | | * cpu_supplement/.cvsignore, cpu_supplement/Makefile.am, cpu_supplement/cpu_supplement.texi: Add shell for Atmel AVR chapter. * cpu_supplement/avr.t: New file.
* 2008-12-04 Jukka Pietarinen <jukka.pietarinen@mrf.fi>Joel Sherrill2008-12-044-4/+199
| | | | | | * cpu_supplement/.cvsignore, cpu_supplement/Makefile.am, cpu_supplement/cpu_supplement.texi: Add Lattice Mico32 support. * cpu_supplement/lm32.t: New file.
* 2008-06-02 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2008-06-0212-2089/+693
| | | | | | | | | | | | | * cpu_supplement/.cvsignore, cpu_supplement/Makefile.am, cpu_supplement/arm.t, cpu_supplement/bfin.t, cpu_supplement/cpu_supplement.texi, cpu_supplement/i386.t, cpu_supplement/m68k.t, cpu_supplement/mips.t, cpu_supplement/powerpc.t, cpu_supplement/preface.texi, cpu_supplement/sh.t: Remove duplicated text from each CPU specific chapter. This text was necessary when each CPU was a separate manual but now only needs to be one place and that is in an introductory chapter. * cpu_supplement/general.t: New file.
* 2007-12-04 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-12-048-339/+0
| | | | | | | | | * cpu_supplement/arm.t, cpu_supplement/i386.t, cpu_supplement/m68k.t, cpu_supplement/mips.t, cpu_supplement/powerpc.t, cpu_supplement/sh.t, cpu_supplement/sparc.t, cpu_supplement/tic4x.t, porting/cpuinit.t, user/conf.t, user/init.t: Move interrupt_stack_size field from CPU Table to Configuration Table. Eliminate CPU Table from all ports. Delete references to CPU Table in all forms.
* 2007-12-03 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-12-038-509/+3
| | | | | | | | | | | | * cpu_supplement/arm.t, cpu_supplement/i386.t, cpu_supplement/m68k.t, cpu_supplement/mips.t, cpu_supplement/powerpc.t, cpu_supplement/sh.t, cpu_supplement/sparc.t, cpu_supplement/tic4x.t, user/conf.t: Moved most of the remaining CPU Table fields to the Configuration Table. This included pretasking_hook, predriver_hook, postdriver_hook, idle_task, do_zero_of_workspace, extra_mpci_receive_server_stack, stack_allocate_hook, and stack_free_hook. As a side-effect of this effort some multiprocessing code was made conditional and some style clean up occurred.
* 2007-11-28 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-11-281-64/+8
| | | | | | * cpu_supplement/powerpc.t: Eliminate PowerPC specific elements from the CPU Table. They have been replaced with variables named bsp_XXX as needed.
* 2007-11-26 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2007-11-261-2/+0
| | | | | | * cpu_supplement/sh.t: Eliminate the clicks_per_microsecond field in the SuperH CPU Table and define another mechanism for drivers to obtain this information.
* 2007-11-26 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2007-11-262-11/+0
| | | | | * cpu_supplement/i386.t, cpu_supplement/m68k.t: Pick up changes missed earlier.
* 2007-11-26 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2007-11-261-1/+0
| | | | | | * cpu_supplement/mips.t: Eliminate the clicks_per_microsecond field in the MIPS CPU Table and define another mechanism for drivers to obtain this information.
* 2007-11-26 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2007-11-261-5/+3
| | | | | | * cpu_supplement/i386.t: Eliminate the interrupt_table_segment and interrupt_table_offset fields in the i386 CPU Table since they are never read.
* 2007-11-26 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2007-11-261-2/+0
| | | | | * cpu_supplement/m68k.t: Eliminate the interrupt_vector_table field in the m68k CPU Table since it is never read.
* 2007-06-21 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-06-211-1/+2
| | | | | | | | | | | | * ada_user/ada_user.texi, bsp_howto/bsp_howto.texi, cpu_supplement/cpu_supplement.texi, develenv/develenv.texi, filesystem/filesystem.texi, itron3.0/itron.texi, networking/networking.texi, porting/porting.texi, posix1003.1/posix1003_1.texi, posix_users/posix_users.texi, rgdb_specs/rgdb_specs.texi, rtems_gdb/rtems_gdb.texi, started/started.texi, started_ada/started_ada.texi, user/c_user.texi: Print table of contents in front of manual where it should be when you print.
* 2006-10-26 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2006-10-261-0/+12
| | | | | | | * ada_user/.cvsignore, bsp_howto/.cvsignore, cpu_supplement/.cvsignore, develenv/.cvsignore, filesystem/.cvsignore, itron3.0/.cvsignore, networking/.cvsignore, new_chapters/.cvsignore, porting/.cvsignore, posix1003.1/.cvsignore, relnotes/.cvsignore: Add missing files.
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-08 21:28:43 +0000