summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu/bfin/bf52x/interrupt/interrupt.c (follow)
Commit message (Collapse)AuthorAgeFilesLines
* bsp/bfin: Move libcpu content to bspsSebastian Huber2018-03-261-642/+0
| | | | | | This patch is a part of the BSP source reorganization. Update #3285.
* bsps/bfin: Use public include pathChris Johns2018-01-041-1/+1
| | | | Update #3254.
* Include missing <string.h>Sebastian Huber2017-08-251-0/+1
| | | | Update #2133.
* Change all references of rtems.com to rtems.org.Chris Johns2014-03-211-1/+1
|
* Remove All CVS Id Strings Possible Using a ScriptJoel Sherrill2012-05-111-2/+0
| | | | | | | | | | | | Script does what is expected and tries to do it as smartly as possible. + remove occurrences of two blank comment lines next to each other after Id string line removed. + remove entire comment blocks which only exited to contain CVS Ids + If the processing left a blank line at the top of a file, it was removed.
* 2011-04-20 Rohan Kangralkar <rkangral@ece.neu.edu>Joel Sherrill2011-04-201-0/+643
PR 1781/bsps * bf52x/include: Added additional MMR. * bf52x/interrupt: The BF52X processors have a different System interrupt controller than present in the 53X range of processors. The 52X have 8 interrupt assignment registers. The implementation uses tables to increase predictability. * serial/uart.?: Added DMA based and interrupt based transfer support. The uart code used a single ISR for TX and RX and tried to identify and multiplex inside the ISR. In the new code the type of interrupt is identified by the central ISR dispatcher bf52x/interrupt or interrupt/. This simplifies the UART ISR.