summaryrefslogtreecommitdiffstats
path: root/bsps/riscv/riscv/start (follow)
Commit message (Expand)AuthorAgeFilesLines
* riscv: add griscv bspJiri Gaisler2019-01-222-532/+0
* bsp/riscv: Clear boot command lineSebastian Huber2019-01-081-0/+1
* score: Rename interrupt stack symbolsSebastian Huber2018-11-081-3/+3
* bsp/riscv: Fix build with RTEMS_SMP undefinedSebastian Huber2018-08-021-5/+7
* bsp/riscv: Initialize FPU depending on ISASebastian Huber2018-08-011-1/+4
* bsp/riscv: Add PLIC supportSebastian Huber2018-07-251-1/+1
* bsp/riscv: Add basic SMP startupSebastian Huber2018-07-253-18/+225
* bsp/riscv: Add reset via for SiFive Test FinisherSebastian Huber2018-07-251-5/+18
* bsp/riscv: Add and use riscv_fdt_get_address()Sebastian Huber2018-07-251-0/+43
* bsp/riscv: Fix HTIF warningsSebastian Huber2018-07-251-2/+7
* riscv: Rework exception handlingSebastian Huber2018-07-252-34/+35
* riscv: Add LADDR assembler defineSebastian Huber2018-07-061-8/+8
* riscv: Add _CPU_Get_current_per_CPU_control()Sebastian Huber2018-06-281-1/+5
* bsp/riscv: Fix vector table for lp64Sebastian Huber2018-06-281-16/+22
* bsp/riscv: Add SMP startup synchronizationSebastian Huber2018-06-281-2/+20
* bsp/riscv: Add device tree supportSebastian Huber2018-06-281-6/+12
* riscv: Add dummy SMP supportSebastian Huber2018-06-281-0/+10
* bsp/riscv: Load global pointerSebastian Huber2018-06-271-0/+6
* bsp/riscv: Use memset() to clear .bssSebastian Huber2018-06-271-10/+5
* riscv: Format assembler filesSebastian Huber2018-06-271-33/+36
* bsp/riscv: Do not clear integer registers at startSebastian Huber2018-06-271-31/+0
* bsp/riscv: Add BSP options to define RAM regionSebastian Huber2018-06-271-1/+1
* bsp/riscv_generic: Rename to "riscv"Sebastian Huber2018-06-275-0/+593
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-03 22:13:03 +0000