diff options
Diffstat (limited to 'c/src/lib/libcpu/powerpc/mpc55xx/include/reg-defs.h')
-rw-r--r-- | c/src/lib/libcpu/powerpc/mpc55xx/include/reg-defs.h | 100 |
1 files changed, 0 insertions, 100 deletions
diff --git a/c/src/lib/libcpu/powerpc/mpc55xx/include/reg-defs.h b/c/src/lib/libcpu/powerpc/mpc55xx/include/reg-defs.h deleted file mode 100644 index 2d66f6a8d0..0000000000 --- a/c/src/lib/libcpu/powerpc/mpc55xx/include/reg-defs.h +++ /dev/null @@ -1,100 +0,0 @@ -/** - * @file - * - * @ingroup mpc55xx - * - * @brief Register definitions. - */ - -/* - * Copyright (c) 2008-2014 embedded brains GmbH. All rights reserved. - * - * embedded brains GmbH - * Obere Lagerstr. 30 - * 82178 Puchheim - * Germany - * <rtems@embedded-brains.de> - * - * The license and distribution terms for this file may be - * found in the file LICENSE in this distribution or at - * http://www.rtems.org/license/LICENSE. - */ - -#ifndef LIBCPU_POWERPC_MPC55XX_REG_DEFS_H -#define LIBCPU_POWERPC_MPC55XX_REG_DEFS_H - -#include <bspopts.h> - -#if MPC55XX_CHIP_FAMILY == 551 - #define FLASH_BIUCR 0xFFFF801C -#else - #define FLASH_BIUCR 0xC3F8801C -#endif - -/* - * Definitions for FLASH_BIUCR (Flash BIU Control Register) - */ - -/* Fields for Flash Bus Interface Control */ -/* Fields for Prefetch Control (MnPFE Master n Prefetch Enable) */ - -/* Fields for M3PFE (Master 3 (EBI) prefetch enable bit [12]) */ -#define FLASH_BUICR_EBI_PREFTCH 0x00080000 - -/* Fields for M2PFE (Master 2 (eDMA) prefetch enable bit [13]) */ -#define FLASH_BUICR_EDMA_PREFTCH 0x00040000 - -/* Fields for M1PFE (Master 1 (Nexus) prefetch enable bit [14]) */ -#define FLASH_BUICR_NEX_PREFTCH 0x00020000 - -/* Fields for M0PFE (Master 0 (e200z core) prefetch enable bit [15]) */ -#define FLASH_BUICR_CPU_PREFTCH 0x00010000 - -/* Fields for APC (access pipelining control bits [16:18]) */ -#define FLASH_BUICR_APC_0 0x00000000 -#define FLASH_BUICR_APC_1 0x00002000 -#define FLASH_BUICR_APC_2 0x00004000 -#define FLASH_BUICR_APC_3 0x00006000 -#define FLASH_BUICR_APC_4 0x00008000 -#define FLASH_BUICR_APC_5 0x0000A000 -#define FLASH_BUICR_APC_6 0x0000C000 -#define FLASH_BUICR_APC_NO 0x0000E000 - -/* Fields for WWSC (write wait state control bits [19:20]) */ -#define FLASH_BUICR_WWSC_1 0x00000800 -#define FLASH_BUICR_WWSC_2 0x00001000 -#define FLASH_BUICR_WWSC_3 0x00001800 - -/* Fields for RWSC (read wait state control bits [21:23]) */ -#define FLASH_BUICR_RWSC_0 0x00000000 -#define FLASH_BUICR_RWSC_1 0x00000100 -#define FLASH_BUICR_RWSC_2 0x00000200 -#define FLASH_BUICR_RWSC_3 0x00000300 -#define FLASH_BUICR_RWSC_4 0x00000400 -#define FLASH_BUICR_RWSC_5 0x00000500 -#define FLASH_BUICR_RWSC_6 0x00000600 -#define FLASH_BUICR_RWSC_7 0x00000700 - -/* Fields for DPFEN (data prefetch enable bits [24:25]) */ -#define FLASH_BUICR_DPFEN_0 0x00000000 -#define FLASH_BUICR_DPFEN_1 0x00000040 -#define FLASH_BUICR_DPFEN_3 0x000000C0 - -/* Fields for IPFEN (instruction prefetch enable bits [26:27]) */ -#define FLASH_BUICR_IPFEN_0 0x00000000 -#define FLASH_BUICR_IPFEN_1 0x00000010 -#define FLASH_BUICR_IPFEN_3 0x00000030 - -/* Fields for PFLIM (additional line prefetch (limit) bits [28:30]) */ -#define FLASH_BUICR_PFLIM_0 0x00000000 -#define FLASH_BUICR_PFLIM_1 0x00000002 -#define FLASH_BUICR_PFLIM_2 0x00000004 -#define FLASH_BUICR_PFLIM_3 0x00000006 -#define FLASH_BUICR_PFLIM_4 0x00000008 -#define FLASH_BUICR_PFLIM_5 0x0000000A -#define FLASH_BUICR_PFLIM_6 0x0000000C - -/* Fields for BFEN (enable line read buffer hits bit [31]) */ -#define FLASH_BUICR_BFEN 0x00000001 - -#endif /* LIBCPU_POWERPC_MPC55XX_REG_DEFS_H */ |