diff options
| author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2023-01-12 10:26:38 +0100 |
|---|---|---|
| committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2023-01-17 08:31:48 +0100 |
| commit | d2664faa39cfd17fa20c84d0ff1623335c21bdac (patch) | |
| tree | c6503cc795816f0c4f03ed74fd764878e017979b /spec/build/bsps/arm/xilinx-zynqmp | |
| parent | build: Format build items (diff) | |
| download | rtems-d2664faa39cfd17fa20c84d0ff1623335c21bdac.tar.bz2 | |
build: Replace variant patterns with a list
Replace the variant patterns in the default-by-variant list with an
explicit list of matching BSPs.
The change was tested by comparing the output of
./waf bspdefaults
before and after the change.
Diffstat (limited to 'spec/build/bsps/arm/xilinx-zynqmp')
4 files changed, 10 insertions, 4 deletions
diff --git a/spec/build/bsps/arm/xilinx-zynqmp/optcachedata.yml b/spec/build/bsps/arm/xilinx-zynqmp/optcachedata.yml index 1664b0fc31..23b1410385 100644 --- a/spec/build/bsps/arm/xilinx-zynqmp/optcachedata.yml +++ b/spec/build/bsps/arm/xilinx-zynqmp/optcachedata.yml @@ -9,7 +9,9 @@ default: true default-by-variant: - value: false variants: - - arm/.*qemu + - arm/lm3s6965_qemu + - arm/realview_pbx_a9_qemu + - arm/xilinx_zynq_a9_qemu description: | enable data cache enabled-by: true diff --git a/spec/build/bsps/arm/xilinx-zynqmp/optcacheinst.yml b/spec/build/bsps/arm/xilinx-zynqmp/optcacheinst.yml index b191133af9..f172cc4b58 100644 --- a/spec/build/bsps/arm/xilinx-zynqmp/optcacheinst.yml +++ b/spec/build/bsps/arm/xilinx-zynqmp/optcacheinst.yml @@ -9,7 +9,9 @@ default: true default-by-variant: - value: false variants: - - arm/.*qemu + - arm/lm3s6965_qemu + - arm/realview_pbx_a9_qemu + - arm/xilinx_zynq_a9_qemu description: | enable instruction cache enabled-by: true diff --git a/spec/build/bsps/arm/xilinx-zynqmp/optclkfastidle.yml b/spec/build/bsps/arm/xilinx-zynqmp/optclkfastidle.yml index b800b20428..61333a11f1 100644 --- a/spec/build/bsps/arm/xilinx-zynqmp/optclkfastidle.yml +++ b/spec/build/bsps/arm/xilinx-zynqmp/optclkfastidle.yml @@ -9,7 +9,9 @@ default: false default-by-variant: - value: true variants: - - arm/.*qemu + - arm/lm3s6965_qemu + - arm/realview_pbx_a9_qemu + - arm/xilinx_zynq_a9_qemu description: | This sets a mode where the time runs as fast as possible when a clock ISR occurs while the IDLE thread is executing. This can significantly reduce simulation times. enabled-by: true diff --git a/spec/build/bsps/arm/xilinx-zynqmp/optclkuart.yml b/spec/build/bsps/arm/xilinx-zynqmp/optclkuart.yml index a2def36606..df6cd08847 100644 --- a/spec/build/bsps/arm/xilinx-zynqmp/optclkuart.yml +++ b/spec/build/bsps/arm/xilinx-zynqmp/optclkuart.yml @@ -9,7 +9,7 @@ default: 100000000 default-by-variant: - value: 100000000 variants: - - arm/xilinx_zynqmp_ultra96.* + - arm/xilinx_zynqmp_ultra96 description: | Zynq UART clock frequency in Hz enabled-by: true |