summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/arm/xilinx-zynqmp (follow)
Commit message (Expand)AuthorAgeFilesLines
* dev/serial: Add Zynq UART kernel I/O supportSebastian Huber2024-04-041-2/+0
* bsps/arm: Use shared empty bsp_start_hook_0()Sebastian Huber2024-01-151-0/+1
* Update company nameSebastian Huber2023-05-2017-17/+17
* build: Use enabled by for defaultsSebastian Huber2023-01-1714-44/+54
* build: Replace variant patterns with a listSebastian Huber2023-01-174-4/+10
* build: Format build itemsSebastian Huber2023-01-177-8/+8
* spec/bsps: Do not install tm27.hChris Johns2022-08-221-1/+0
* bsps: Default to CPU counter benchmark timerSebastian Huber2022-01-151-1/+1
* bsps/arm: Add missing Cache Manager source fileSebastian Huber2021-12-131-0/+1
* build: Use common objects item for get memorySebastian Huber2021-11-301-1/+2
* bsps/gicv2: Allow BSPs to define IRQ attributesKinsey Moore2021-09-211-0/+1
* build: Merge default-by-family into by-variantSebastian Huber2021-08-1814-14/+0
* build: Use BSP family for optionsChris Johns2021-07-1514-0/+14
* bsps/shared: Add Xilinx-AXI SPI driver to wafJan Sommer2021-03-301-0/+2
* bsps/xilinx_zynq: Add SPI driver to wafJan Sommer2021-03-101-0/+2
* bsps: Add default rtems_get_target_hash()Sebastian Huber2021-02-261-0/+1
* build: Sort source listsSebastian Huber2021-02-241-2/+2
* bsps: Use header file for GIC architecture supportSebastian Huber2020-12-231-1/+0
* bsps/arm: Unify ARM Generic Timer optionsSebastian Huber2020-12-103-34/+4
* spec: Move zynq-uart into its own objectKinsey Moore2020-12-041-0/+2
* Add AArch64 ZynpMP BSPKinsey Moore2020-12-042-16/+1
* bsps: Move ARM GICv2 driver to bsps/sharedKinsey Moore2020-12-021-1/+2
* bsps: Move zynq-uart to bsps/sharedKinsey Moore2020-12-021-2/+0
* bsps: Break out AArch32 portions of GPT driverKinsey Moore2020-10-051-1/+5
* build: Alternative build system based on wafSebastian Huber2020-09-1420-0/+451
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-20 03:15:46 +0000