diff options
| author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2018-06-26 08:53:28 +0200 |
|---|---|---|
| committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2018-06-29 10:04:32 +0200 |
| commit | 9704d86f86c5a800a06dd814538df4cd83367fc5 (patch) | |
| tree | 9b69dc883eea50e0a5987e27590b4f4710a64c07 /cpukit/score/cpu/riscv/include/rtems/score/cpu.h | |
| parent | riscv: Add _CPU_Get_current_per_CPU_control() (diff) | |
| download | rtems-9704d86f86c5a800a06dd814538df4cd83367fc5.tar.bz2 | |
riscv: Enable interrupts during dispatch after ISR
The code sequence is derived from the ARM code
(see _ARMV4_Exception_interrupt).
Update #2751.
Update #3433.
Diffstat (limited to 'cpukit/score/cpu/riscv/include/rtems/score/cpu.h')
| -rw-r--r-- | cpukit/score/cpu/riscv/include/rtems/score/cpu.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/cpukit/score/cpu/riscv/include/rtems/score/cpu.h b/cpukit/score/cpu/riscv/include/rtems/score/cpu.h index 30adbbca38..4d9f828086 100644 --- a/cpukit/score/cpu/riscv/include/rtems/score/cpu.h +++ b/cpukit/score/cpu/riscv/include/rtems/score/cpu.h @@ -3,6 +3,7 @@ */ /* + * Copyright (c) 2018 embedded brains GmbH * * Copyright (c) 2015 University of York. * Hesham Almatary <hesham@alumni.york.ac.uk> @@ -75,6 +76,7 @@ typedef struct { unsigned long mstatus; unsigned long mcause; unsigned long mepc; + uint32_t isr_dispatch_disable; #ifdef RTEMS_SMP volatile bool is_executing; #endif |