diff options
| author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2000-12-06 15:32:40 +0000 |
|---|---|---|
| committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2000-12-06 15:32:40 +0000 |
| commit | 5d7bfce333f0ef42400e9970adb3b144eb73bbc0 (patch) | |
| tree | c6352e42ab757ecf524c1c366e7d05982623ae1d /cpukit/score/cpu/mips/ChangeLog | |
| parent | 2000-12-06 Joel Sherrill <joel@OARcorp.com> (diff) | |
| download | rtems-5d7bfce333f0ef42400e9970adb3b144eb73bbc0.tar.bz2 | |
2000-12-06 Joel Sherrill <joel@OARcorp.com>
* rtems/score/cpu.h: When mips ISA level is 1, registers in the
context should be 32 not 64 bits.
Diffstat (limited to 'cpukit/score/cpu/mips/ChangeLog')
| -rw-r--r-- | cpukit/score/cpu/mips/ChangeLog | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/cpukit/score/cpu/mips/ChangeLog b/cpukit/score/cpu/mips/ChangeLog index 9edafc7635..84248074af 100644 --- a/cpukit/score/cpu/mips/ChangeLog +++ b/cpukit/score/cpu/mips/ChangeLog @@ -1,3 +1,8 @@ +2000-12-06 Joel Sherrill <joel@OARcorp.com> + + * rtems/score/cpu.h: When mips ISA level is 1, registers in the + context should be 32 not 64 bits. + 2000-11-30 Joel Sherrill <joel@OARcorp.com> * cpu_asm.S: Changed "_CPU_Ccontext_switch_restore: typo to |