diff options
author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2021-06-24 12:20:32 +0200 |
---|---|---|
committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2021-06-29 14:53:42 +0200 |
commit | bb9a4b816b7efaab4e1e45e4c1ea1d81f6c8a21e (patch) | |
tree | 2733c644b6e3641aa214053e1f4252244b067052 /cpukit/posix/src/mqueueunlink.c | |
parent | arm: Fix AARCH32_PMSA_ATTR_XN value (diff) | |
download | rtems-bb9a4b816b7efaab4e1e45e4c1ea1d81f6c8a21e.tar.bz2 |
arm: For AArch32 use non-shareable memory
The Cortex-R52 does not support cache coherency and the shareable memory
attribute. If a region is configured to be shareable, then it falls
back to use non-cacheable memory.
Update #4202.
Diffstat (limited to 'cpukit/posix/src/mqueueunlink.c')
0 files changed, 0 insertions, 0 deletions