summaryrefslogtreecommitdiffstats
path: root/bsps
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2018-06-22 07:06:57 +0200
committerSebastian Huber <sebastian.huber@embedded-brains.de>2018-06-27 08:58:17 +0200
commit6f5d88a4695d2f0886fe03e28001926d775938c7 (patch)
treed8aa5459be111c0367d58de04bef02d7e41725b8 /bsps
parentbsp/riscv_generic: Use standard optimization flags (diff)
downloadrtems-6f5d88a4695d2f0886fe03e28001926d775938c7.tar.bz2
bsp/riscv_generic: Rename to "riscv"
Update #3433.
Diffstat (limited to 'bsps')
-rw-r--r--bsps/riscv/riscv/btimer/btimer.c (renamed from bsps/riscv/riscv_generic/btimer/btimer.c)0
-rw-r--r--bsps/riscv/riscv/clock/clockdrv.c (renamed from bsps/riscv/riscv_generic/clock/clockdrv.c)0
-rw-r--r--bsps/riscv/riscv/config/rv32i.cfg (renamed from bsps/riscv/riscv_generic/config/rv32i.cfg)0
-rw-r--r--bsps/riscv/riscv/config/rv32iac.cfg (renamed from bsps/riscv/riscv_generic/config/rv32iac.cfg)0
-rw-r--r--bsps/riscv/riscv/config/rv32im.cfg (renamed from bsps/riscv/riscv_generic/config/rv32im.cfg)0
-rw-r--r--bsps/riscv/riscv/config/rv32imac.cfg (renamed from bsps/riscv/riscv_generic/config/rv32imac.cfg)0
-rw-r--r--bsps/riscv/riscv/config/rv32imafc.cfg (renamed from bsps/riscv/riscv_generic/config/rv32imafc.cfg)0
-rw-r--r--bsps/riscv/riscv/config/rv64imac.cfg (renamed from bsps/riscv/riscv_generic/config/rv64imac.cfg)0
-rw-r--r--bsps/riscv/riscv/config/rv64imafdc.cfg (renamed from bsps/riscv/riscv_generic/config/rv64imafdc.cfg)0
-rw-r--r--bsps/riscv/riscv/console/console-io.c (renamed from bsps/riscv/riscv_generic/console/console-io.c)0
-rw-r--r--bsps/riscv/riscv/headers.am10
-rw-r--r--bsps/riscv/riscv/include/bsp.h (renamed from bsps/riscv/riscv_generic/include/bsp.h)0
-rw-r--r--bsps/riscv/riscv/include/bsp/irq.h (renamed from bsps/riscv/riscv_generic/include/bsp/irq.h)0
-rw-r--r--bsps/riscv/riscv/include/tm27.h (renamed from bsps/riscv/riscv_generic/include/tm27.h)0
-rw-r--r--bsps/riscv/riscv/irq/irq.c (renamed from bsps/riscv/riscv_generic/irq/irq.c)0
-rw-r--r--bsps/riscv/riscv/start/bsp_fatal_halt.c (renamed from bsps/riscv/riscv_generic/start/bsp_fatal_halt.c)0
-rw-r--r--bsps/riscv/riscv/start/bsp_specs (renamed from bsps/riscv/riscv_generic/start/bsp_specs)0
-rw-r--r--bsps/riscv/riscv/start/linkcmds (renamed from bsps/riscv/riscv_generic/start/linkcmds)0
-rw-r--r--bsps/riscv/riscv/start/linkcmds.base (renamed from bsps/riscv/riscv_generic/start/linkcmds.base)0
-rw-r--r--bsps/riscv/riscv/start/start.S (renamed from bsps/riscv/riscv_generic/start/start.S)0
-rw-r--r--bsps/riscv/riscv_generic/headers.am10
21 files changed, 10 insertions, 10 deletions
diff --git a/bsps/riscv/riscv_generic/btimer/btimer.c b/bsps/riscv/riscv/btimer/btimer.c
index 4dd3193685..4dd3193685 100644
--- a/bsps/riscv/riscv_generic/btimer/btimer.c
+++ b/bsps/riscv/riscv/btimer/btimer.c
diff --git a/bsps/riscv/riscv_generic/clock/clockdrv.c b/bsps/riscv/riscv/clock/clockdrv.c
index 340e158489..340e158489 100644
--- a/bsps/riscv/riscv_generic/clock/clockdrv.c
+++ b/bsps/riscv/riscv/clock/clockdrv.c
diff --git a/bsps/riscv/riscv_generic/config/rv32i.cfg b/bsps/riscv/riscv/config/rv32i.cfg
index a394590dc2..a394590dc2 100644
--- a/bsps/riscv/riscv_generic/config/rv32i.cfg
+++ b/bsps/riscv/riscv/config/rv32i.cfg
diff --git a/bsps/riscv/riscv_generic/config/rv32iac.cfg b/bsps/riscv/riscv/config/rv32iac.cfg
index 369f2c441d..369f2c441d 100644
--- a/bsps/riscv/riscv_generic/config/rv32iac.cfg
+++ b/bsps/riscv/riscv/config/rv32iac.cfg
diff --git a/bsps/riscv/riscv_generic/config/rv32im.cfg b/bsps/riscv/riscv/config/rv32im.cfg
index 46dfdad09c..46dfdad09c 100644
--- a/bsps/riscv/riscv_generic/config/rv32im.cfg
+++ b/bsps/riscv/riscv/config/rv32im.cfg
diff --git a/bsps/riscv/riscv_generic/config/rv32imac.cfg b/bsps/riscv/riscv/config/rv32imac.cfg
index e19e431b53..e19e431b53 100644
--- a/bsps/riscv/riscv_generic/config/rv32imac.cfg
+++ b/bsps/riscv/riscv/config/rv32imac.cfg
diff --git a/bsps/riscv/riscv_generic/config/rv32imafc.cfg b/bsps/riscv/riscv/config/rv32imafc.cfg
index bd4a0cacbe..bd4a0cacbe 100644
--- a/bsps/riscv/riscv_generic/config/rv32imafc.cfg
+++ b/bsps/riscv/riscv/config/rv32imafc.cfg
diff --git a/bsps/riscv/riscv_generic/config/rv64imac.cfg b/bsps/riscv/riscv/config/rv64imac.cfg
index e5df5995ac..e5df5995ac 100644
--- a/bsps/riscv/riscv_generic/config/rv64imac.cfg
+++ b/bsps/riscv/riscv/config/rv64imac.cfg
diff --git a/bsps/riscv/riscv_generic/config/rv64imafdc.cfg b/bsps/riscv/riscv/config/rv64imafdc.cfg
index 09caf7adbf..09caf7adbf 100644
--- a/bsps/riscv/riscv_generic/config/rv64imafdc.cfg
+++ b/bsps/riscv/riscv/config/rv64imafdc.cfg
diff --git a/bsps/riscv/riscv_generic/console/console-io.c b/bsps/riscv/riscv/console/console-io.c
index a300e11753..a300e11753 100644
--- a/bsps/riscv/riscv_generic/console/console-io.c
+++ b/bsps/riscv/riscv/console/console-io.c
diff --git a/bsps/riscv/riscv/headers.am b/bsps/riscv/riscv/headers.am
new file mode 100644
index 0000000000..ce637f40d1
--- /dev/null
+++ b/bsps/riscv/riscv/headers.am
@@ -0,0 +1,10 @@
+## This file was generated by "./boostrap -H".
+
+include_HEADERS =
+include_HEADERS += ../../../../../../bsps/riscv/riscv/include/bsp.h
+include_HEADERS += include/bspopts.h
+include_HEADERS += ../../../../../../bsps/riscv/riscv/include/tm27.h
+
+include_bspdir = $(includedir)/bsp
+include_bsp_HEADERS =
+include_bsp_HEADERS += ../../../../../../bsps/riscv/riscv/include/bsp/irq.h
diff --git a/bsps/riscv/riscv_generic/include/bsp.h b/bsps/riscv/riscv/include/bsp.h
index 79f359ac34..79f359ac34 100644
--- a/bsps/riscv/riscv_generic/include/bsp.h
+++ b/bsps/riscv/riscv/include/bsp.h
diff --git a/bsps/riscv/riscv_generic/include/bsp/irq.h b/bsps/riscv/riscv/include/bsp/irq.h
index d7ee45b378..d7ee45b378 100644
--- a/bsps/riscv/riscv_generic/include/bsp/irq.h
+++ b/bsps/riscv/riscv/include/bsp/irq.h
diff --git a/bsps/riscv/riscv_generic/include/tm27.h b/bsps/riscv/riscv/include/tm27.h
index 0dfa7bf628..0dfa7bf628 100644
--- a/bsps/riscv/riscv_generic/include/tm27.h
+++ b/bsps/riscv/riscv/include/tm27.h
diff --git a/bsps/riscv/riscv_generic/irq/irq.c b/bsps/riscv/riscv/irq/irq.c
index 8090dcea98..8090dcea98 100644
--- a/bsps/riscv/riscv_generic/irq/irq.c
+++ b/bsps/riscv/riscv/irq/irq.c
diff --git a/bsps/riscv/riscv_generic/start/bsp_fatal_halt.c b/bsps/riscv/riscv/start/bsp_fatal_halt.c
index 64c307990b..64c307990b 100644
--- a/bsps/riscv/riscv_generic/start/bsp_fatal_halt.c
+++ b/bsps/riscv/riscv/start/bsp_fatal_halt.c
diff --git a/bsps/riscv/riscv_generic/start/bsp_specs b/bsps/riscv/riscv/start/bsp_specs
index 87638cc027..87638cc027 100644
--- a/bsps/riscv/riscv_generic/start/bsp_specs
+++ b/bsps/riscv/riscv/start/bsp_specs
diff --git a/bsps/riscv/riscv_generic/start/linkcmds b/bsps/riscv/riscv/start/linkcmds
index 7bcf657341..7bcf657341 100644
--- a/bsps/riscv/riscv_generic/start/linkcmds
+++ b/bsps/riscv/riscv/start/linkcmds
diff --git a/bsps/riscv/riscv_generic/start/linkcmds.base b/bsps/riscv/riscv/start/linkcmds.base
index 7d889ab38c..7d889ab38c 100644
--- a/bsps/riscv/riscv_generic/start/linkcmds.base
+++ b/bsps/riscv/riscv/start/linkcmds.base
diff --git a/bsps/riscv/riscv_generic/start/start.S b/bsps/riscv/riscv/start/start.S
index ac5b6a96ef..ac5b6a96ef 100644
--- a/bsps/riscv/riscv_generic/start/start.S
+++ b/bsps/riscv/riscv/start/start.S
diff --git a/bsps/riscv/riscv_generic/headers.am b/bsps/riscv/riscv_generic/headers.am
deleted file mode 100644
index 6993fe8688..0000000000
--- a/bsps/riscv/riscv_generic/headers.am
+++ /dev/null
@@ -1,10 +0,0 @@
-## This file was generated by "./boostrap -H".
-
-include_HEADERS =
-include_HEADERS += ../../../../../../bsps/riscv/riscv_generic/include/bsp.h
-include_HEADERS += include/bspopts.h
-include_HEADERS += ../../../../../../bsps/riscv/riscv_generic/include/tm27.h
-
-include_bspdir = $(includedir)/bsp
-include_bsp_HEADERS =
-include_bsp_HEADERS += ../../../../../../bsps/riscv/riscv_generic/include/bsp/irq.h