diff options
author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2018-04-21 10:22:08 +0200 |
---|---|---|
committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2018-04-23 15:18:42 +0200 |
commit | adb85dd473af5c9a72e9da9b7fe013d1b216abc3 (patch) | |
tree | ed54d2ce2354cf2b75995d1e1f2bc685436bc4ca /bsps/powerpc/qoriq/config | |
parent | bsps: Remove AC_CONFIG_SRCDIR() (diff) | |
download | rtems-adb85dd473af5c9a72e9da9b7fe013d1b216abc3.tar.bz2 |
bsps: Move make/custom/* files to bsps
Adjust various build files. Remove automatic generation of the
c/src/lib/libbsp/*/acinclude.m4 files from bootstrap script.
This patch is a part of the BSP source reorganization.
Update #3285.
Diffstat (limited to 'bsps/powerpc/qoriq/config')
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq.inc | 23 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_core_0-testsuite.tcfg | 5 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_core_0.cfg | 3 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_core_1-testsuite.tcfg | 5 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_core_1.cfg | 3 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_e500-testsuite.tcfg | 5 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_e500.cfg | 3 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_e6500_32-testsuite.tcfg | 5 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_e6500_32.cfg | 13 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_e6500_64-testsuite.tcfg | 5 | ||||
-rw-r--r-- | bsps/powerpc/qoriq/config/qoriq_e6500_64.cfg | 14 |
11 files changed, 84 insertions, 0 deletions
diff --git a/bsps/powerpc/qoriq/config/qoriq.inc b/bsps/powerpc/qoriq/config/qoriq.inc new file mode 100644 index 0000000000..ff9586eec4 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq.inc @@ -0,0 +1,23 @@ +# +# Shared base config file for QorIQ BSPs +# + +include $(RTEMS_ROOT)/make/custom/default.cfg + +RTEMS_CPU = powerpc + +CPU_CFLAGS = -mcpu=8540 -meabi -msdata=sysv -fno-common -mstrict-align \ + -mspe -mabi=spe -mfloat-gprs=double \ + -D__ppc_generic + +CFLAGS_OPTIMIZE_V = -O2 -g +CFLAGS_OPTIMIZE_V += -ffunction-sections -fdata-sections + +LDFLAGS = -Wl,--gc-sections + +# define bsp-post-link +# $(OBJCOPY) -O binary '$@' '$(basename $@).bin' +# gzip -f -9 '$(basename $@).bin' +# mkimage -A ppc -O linux -T kernel -a 0x4000 -e 0x4000 -name '$(notdir $@)' -d '$(basename $@).bin.gz' '$(basename $@).img' +# $(default-bsp-post-link) +# endef diff --git a/bsps/powerpc/qoriq/config/qoriq_core_0-testsuite.tcfg b/bsps/powerpc/qoriq/config/qoriq_core_0-testsuite.tcfg new file mode 100644 index 0000000000..fb84b55762 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_core_0-testsuite.tcfg @@ -0,0 +1,5 @@ +# +# This is the set of tests which are known to not link on this BSP +# + +include: testdata/dltests-broken-on-this-bsp.tcfg diff --git a/bsps/powerpc/qoriq/config/qoriq_core_0.cfg b/bsps/powerpc/qoriq/config/qoriq_core_0.cfg new file mode 100644 index 0000000000..8ce12d84a3 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_core_0.cfg @@ -0,0 +1,3 @@ +# Config file for QorIQ Core 0 + +include $(RTEMS_ROOT)/make/custom/qoriq.inc diff --git a/bsps/powerpc/qoriq/config/qoriq_core_1-testsuite.tcfg b/bsps/powerpc/qoriq/config/qoriq_core_1-testsuite.tcfg new file mode 100644 index 0000000000..fb84b55762 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_core_1-testsuite.tcfg @@ -0,0 +1,5 @@ +# +# This is the set of tests which are known to not link on this BSP +# + +include: testdata/dltests-broken-on-this-bsp.tcfg diff --git a/bsps/powerpc/qoriq/config/qoriq_core_1.cfg b/bsps/powerpc/qoriq/config/qoriq_core_1.cfg new file mode 100644 index 0000000000..ee7eadd947 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_core_1.cfg @@ -0,0 +1,3 @@ +# Config file for QorIQ Core 1 + +include $(RTEMS_ROOT)/make/custom/qoriq.inc diff --git a/bsps/powerpc/qoriq/config/qoriq_e500-testsuite.tcfg b/bsps/powerpc/qoriq/config/qoriq_e500-testsuite.tcfg new file mode 100644 index 0000000000..fb84b55762 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_e500-testsuite.tcfg @@ -0,0 +1,5 @@ +# +# This is the set of tests which are known to not link on this BSP +# + +include: testdata/dltests-broken-on-this-bsp.tcfg diff --git a/bsps/powerpc/qoriq/config/qoriq_e500.cfg b/bsps/powerpc/qoriq/config/qoriq_e500.cfg new file mode 100644 index 0000000000..91e957d967 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_e500.cfg @@ -0,0 +1,3 @@ +# Config file for e500 or e500v2 core based QorIQ chips, e.g. P1020, P2040 + +include $(RTEMS_ROOT)/make/custom/qoriq.inc diff --git a/bsps/powerpc/qoriq/config/qoriq_e6500_32-testsuite.tcfg b/bsps/powerpc/qoriq/config/qoriq_e6500_32-testsuite.tcfg new file mode 100644 index 0000000000..fb84b55762 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_e6500_32-testsuite.tcfg @@ -0,0 +1,5 @@ +# +# This is the set of tests which are known to not link on this BSP +# + +include: testdata/dltests-broken-on-this-bsp.tcfg diff --git a/bsps/powerpc/qoriq/config/qoriq_e6500_32.cfg b/bsps/powerpc/qoriq/config/qoriq_e6500_32.cfg new file mode 100644 index 0000000000..d0f0391384 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_e6500_32.cfg @@ -0,0 +1,13 @@ +# Config file for e6500 core based QorIQ chips, e.g. T2080, T4240 + +include $(RTEMS_ROOT)/make/custom/default.cfg + +RTEMS_CPU = powerpc + +CPU_CFLAGS = -mcpu=e6500 -m32 -msdata=sysv -fno-common \ + -D__ppc_generic + +CFLAGS_OPTIMIZE_V = -O2 -g +CFLAGS_OPTIMIZE_V += -ffunction-sections -fdata-sections + +LDFLAGS = -Wl,--gc-sections diff --git a/bsps/powerpc/qoriq/config/qoriq_e6500_64-testsuite.tcfg b/bsps/powerpc/qoriq/config/qoriq_e6500_64-testsuite.tcfg new file mode 100644 index 0000000000..fb84b55762 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_e6500_64-testsuite.tcfg @@ -0,0 +1,5 @@ +# +# This is the set of tests which are known to not link on this BSP +# + +include: testdata/dltests-broken-on-this-bsp.tcfg diff --git a/bsps/powerpc/qoriq/config/qoriq_e6500_64.cfg b/bsps/powerpc/qoriq/config/qoriq_e6500_64.cfg new file mode 100644 index 0000000000..b766fec8c9 --- /dev/null +++ b/bsps/powerpc/qoriq/config/qoriq_e6500_64.cfg @@ -0,0 +1,14 @@ +# Config file for e6500 core based QorIQ chips in 64-bit mode, e.g. T2080, +# T4240 + +include $(RTEMS_ROOT)/make/custom/default.cfg + +RTEMS_CPU = powerpc + +CPU_CFLAGS = -mcpu=e6500 -m64 -fno-common \ + -D__ppc_generic + +CFLAGS_OPTIMIZE_V = -O2 -g +CFLAGS_OPTIMIZE_V += -ffunction-sections -fdata-sections + +LDFLAGS = -Wl,--gc-sections |