diff options
author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2019-02-18 08:24:37 +0100 |
---|---|---|
committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2019-02-18 08:33:27 +0100 |
commit | af80b0a3406bef73dc6550421947a981c939da27 (patch) | |
tree | 76876b5295282dc3c73319a29d6f444fe25cf451 /bsps/arm/altera-cyclone-v | |
parent | bsp/altera-cyclone-v: Make FDT support optional (diff) | |
download | rtems-af80b0a3406bef73dc6550421947a981c939da27.tar.bz2 |
bsp/altera-cyclone-v: Use FDT for clock frequency
Diffstat (limited to 'bsps/arm/altera-cyclone-v')
-rw-r--r-- | bsps/arm/altera-cyclone-v/include/bsp.h | 6 | ||||
-rw-r--r-- | bsps/arm/altera-cyclone-v/start/bspstart.c | 7 |
2 files changed, 13 insertions, 0 deletions
diff --git a/bsps/arm/altera-cyclone-v/include/bsp.h b/bsps/arm/altera-cyclone-v/include/bsp.h index 06e68bbfe1..523f667142 100644 --- a/bsps/arm/altera-cyclone-v/include/bsp.h +++ b/bsps/arm/altera-cyclone-v/include/bsp.h @@ -43,6 +43,12 @@ extern "C" { #define BSP_ARM_A9MPCORE_GT_BASE ( BSP_ARM_A9MPCORE_SCU_BASE + 0x00000200 ) +#ifndef BSP_ARM_A9MPCORE_PERIPHCLK +extern uint32_t altera_cyclone_v_a9mpcore_periphclk; +#define BSP_ARM_A9MPCORE_PERIPHCLK altera_cyclone_v_a9mpcore_periphclk +#define ALTERA_CYCLONE_V_NEED_A9MPCORE_PERIPHCLK +#endif + #define BSP_ARM_GIC_DIST_BASE ( BSP_ARM_A9MPCORE_SCU_BASE + 0x00001000 ) #define BSP_ARM_L2C_310_BASE 0xfffef000 diff --git a/bsps/arm/altera-cyclone-v/start/bspstart.c b/bsps/arm/altera-cyclone-v/start/bspstart.c index ac84f54147..55a069f9ad 100644 --- a/bsps/arm/altera-cyclone-v/start/bspstart.c +++ b/bsps/arm/altera-cyclone-v/start/bspstart.c @@ -93,11 +93,18 @@ static void update_clocks(void) } #endif +#ifdef ALTERA_CYCLONE_V_NEED_A9MPCORE_PERIPHCLK +uint32_t altera_cyclone_v_a9mpcore_periphclk; +#endif + void bsp_start(void) { #ifdef BSP_FDT_IS_SUPPORTED update_clocks(); #endif +#ifdef ALTERA_CYCLONE_V_NEED_A9MPCORE_PERIPHCLK + alt_clk_freq_get(ALT_CLK_MPU_PERIPH, &altera_cyclone_v_a9mpcore_periphclk); +#endif bsp_interrupt_initialize(); rtems_cache_coherent_add_area( bsp_section_nocacheheap_begin, |