1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
/*
* Copyright (c) 2013, 2018 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <info@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <bsp/bootcard.h>
#include <bsp/fdt.h>
#include <bsp/irq-generic.h>
#include <bsp/linker-symbols.h>
#include <bsp/alt_clock_manager.h>
#include <libfdt.h>
#ifdef BSP_FDT_IS_SUPPORTED
uint32_t bsp_fdt_map_intr(const uint32_t *intr, size_t icells)
{
return intr[1] + 32;
}
static void set_clock(
const void *fdt,
int parent,
ALT_CLK_t clk,
const char *name
)
{
int node;
int len;
const uint32_t *val;
node = fdt_subnode_offset(fdt, parent, name);
val = fdt_getprop(fdt, node, "clock-frequency", &len);
if (val != NULL && len >= 4) {
alt_clk_ext_clk_freq_set(clk, fdt32_to_cpu(val[0]));
}
}
static void set_clock_by_output_name(
const void *fdt,
ALT_CLK_t clk,
const char *clock_output_name
)
{
int node;
int len;
const uint32_t *val;
node = fdt_node_offset_by_prop_value(
fdt,
-1,
"clock-output-names",
clock_output_name,
strlen(clock_output_name) + 1
);
val = fdt_getprop(fdt, node, "clock-frequency", &len);
if (val != NULL && len >= 4) {
alt_clk_ext_clk_freq_set(clk, fdt32_to_cpu(val[0]));
}
}
static void update_clocks(void)
{
const void *fdt;
int parent;
fdt = bsp_fdt_get();
/* Try to set by node name */
parent = fdt_node_offset_by_compatible(fdt, -1, "altr,clk-mgr");
parent = fdt_subnode_offset(fdt, parent, "clocks");
set_clock(fdt, parent, ALT_CLK_OSC1, "osc1");
set_clock(fdt, parent, ALT_CLK_IN_PIN_OSC2, "osc2");
set_clock(fdt, parent, ALT_CLK_F2H_PERIPH_REF, "f2s_periph_ref_clk");
set_clock(fdt, parent, ALT_CLK_F2H_SDRAM_REF, "f2s_sdram_ref_clk");
/* Try to set by "clock-output-names" property value */
set_clock_by_output_name(fdt, ALT_CLK_OSC1, "hps_0_eosc1-clk");
set_clock_by_output_name(fdt, ALT_CLK_IN_PIN_OSC2, "hps_0_eosc2-clk");
set_clock_by_output_name(fdt, ALT_CLK_F2H_PERIPH_REF, "hps_0_f2s_periph_ref_clk-clk");
set_clock_by_output_name(fdt, ALT_CLK_F2H_SDRAM_REF, "hps_0_f2s_sdram_ref_clk-clk");
}
#endif
void bsp_start(void)
{
#ifdef BSP_FDT_IS_SUPPORTED
update_clocks();
#endif
bsp_interrupt_initialize();
rtems_cache_coherent_add_area(
bsp_section_nocacheheap_begin,
(uintptr_t) bsp_section_nocacheheap_size
);
}
|
