summaryrefslogtreecommitdiffstats
path: root/bsps/arm/altera-cyclone-v/start/bspstart.c
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2019-02-15 12:07:23 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2019-02-18 08:33:27 +0100
commit43fbb50ff07af334655735e7a3b9b2037b705407 (patch)
tree9be3034849fd48619c8499b89ff2c15425e3009a /bsps/arm/altera-cyclone-v/start/bspstart.c
parentpsxtests/psxonce01: Fix typo (diff)
downloadrtems-43fbb50ff07af334655735e7a3b9b2037b705407.tar.bz2
bsp/altera-cyclone-v: Make FDT support optional
Diffstat (limited to 'bsps/arm/altera-cyclone-v/start/bspstart.c')
-rw-r--r--bsps/arm/altera-cyclone-v/start/bspstart.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/bsps/arm/altera-cyclone-v/start/bspstart.c b/bsps/arm/altera-cyclone-v/start/bspstart.c
index c7eae97fdc..ac84f54147 100644
--- a/bsps/arm/altera-cyclone-v/start/bspstart.c
+++ b/bsps/arm/altera-cyclone-v/start/bspstart.c
@@ -21,6 +21,7 @@
#include <libfdt.h>
+#ifdef BSP_FDT_IS_SUPPORTED
uint32_t bsp_fdt_map_intr(const uint32_t *intr, size_t icells)
{
return intr[1] + 32;
@@ -90,10 +91,13 @@ static void update_clocks(void)
set_clock_by_output_name(fdt, ALT_CLK_F2H_PERIPH_REF, "hps_0_f2s_periph_ref_clk-clk");
set_clock_by_output_name(fdt, ALT_CLK_F2H_SDRAM_REF, "hps_0_f2s_sdram_ref_clk-clk");
}
+#endif
void bsp_start(void)
{
+#ifdef BSP_FDT_IS_SUPPORTED
update_clocks();
+#endif
bsp_interrupt_initialize();
rtems_cache_coherent_add_area(
bsp_section_nocacheheap_begin,