summaryrefslogtreecommitdiffstats
path: root/bsps/arm/altera-cyclone-v/include/bsp/socal/alt_dmasecure.h
diff options
context:
space:
mode:
authorChris Johns <chrisj@rtems.org>2017-12-23 18:18:56 +1100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2018-01-25 08:45:26 +0100
commit2afb22b7e1ebcbe40373ff7e0efae7d207c655a9 (patch)
tree44759efe9374f13200a97e96d91bd9a2b7e5ce2a /bsps/arm/altera-cyclone-v/include/bsp/socal/alt_dmasecure.h
parentMAINTAINERS: Add myself to Write After Approval. (diff)
downloadrtems-2afb22b7e1ebcbe40373ff7e0efae7d207c655a9.tar.bz2
Remove make preinstall
A speciality of the RTEMS build system was the make preinstall step. It copied header files from arbitrary locations into the build tree. The header files were included via the -Bsome/build/tree/path GCC command line option. This has at least seven problems: * The make preinstall step itself needs time and disk space. * Errors in header files show up in the build tree copy. This makes it hard for editors to open the right file to fix the error. * There is no clear relationship between source and build tree header files. This makes an audit of the build process difficult. * The visibility of all header files in the build tree makes it difficult to enforce API barriers. For example it is discouraged to use BSP-specifics in the cpukit. * An introduction of a new build system is difficult. * Include paths specified by the -B option are system headers. This may suppress warnings. * The parallel build had sporadic failures on some hosts. This patch removes the make preinstall step. All installed header files are moved to dedicated include directories in the source tree. Let @RTEMS_CPU@ be the target architecture, e.g. arm, powerpc, sparc, etc. Let @RTEMS_BSP_FAMILIY@ be a BSP family base directory, e.g. erc32, imx, qoriq, etc. The new cpukit include directories are: * cpukit/include * cpukit/score/cpu/@RTEMS_CPU@/include * cpukit/libnetworking The new BSP include directories are: * bsps/include * bsps/@RTEMS_CPU@/include * bsps/@RTEMS_CPU@/@RTEMS_BSP_FAMILIY@/include There are build tree include directories for generated files. The include directory order favours the most general header file, e.g. it is not possible to override general header files via the include path order. The "bootstrap -p" option was removed. The new "bootstrap -H" option should be used to regenerate the "headers.am" files. Update #3254.
Diffstat (limited to 'bsps/arm/altera-cyclone-v/include/bsp/socal/alt_dmasecure.h')
-rw-r--r--bsps/arm/altera-cyclone-v/include/bsp/socal/alt_dmasecure.h144
1 files changed, 144 insertions, 0 deletions
diff --git a/bsps/arm/altera-cyclone-v/include/bsp/socal/alt_dmasecure.h b/bsps/arm/altera-cyclone-v/include/bsp/socal/alt_dmasecure.h
new file mode 100644
index 0000000000..5941433268
--- /dev/null
+++ b/bsps/arm/altera-cyclone-v/include/bsp/socal/alt_dmasecure.h
@@ -0,0 +1,144 @@
+/*******************************************************************************
+* *
+* Copyright 2013 Altera Corporation. All Rights Reserved. *
+* *
+* Redistribution and use in source and binary forms, with or without *
+* modification, are permitted provided that the following conditions are met: *
+* *
+* 1. Redistributions of source code must retain the above copyright notice, *
+* this list of conditions and the following disclaimer. *
+* *
+* 2. Redistributions in binary form must reproduce the above copyright notice, *
+* this list of conditions and the following disclaimer in the documentation *
+* and/or other materials provided with the distribution. *
+* *
+* 3. The name of the author may not be used to endorse or promote products *
+* derived from this software without specific prior written permission. *
+* *
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER "AS IS" AND ANY EXPRESS OR *
+* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF *
+* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE DISCLAIMED. IN NO *
+* EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, *
+* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, *
+* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; *
+* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, *
+* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR *
+* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF *
+* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. *
+* *
+*******************************************************************************/
+
+/* Altera - ALT_DMASECURE */
+
+#ifndef __ALTERA_ALT_DMASECURE_H__
+#define __ALTERA_ALT_DMASECURE_H__
+
+#ifdef __cplusplus
+extern "C"
+{
+#endif /* __cplusplus */
+
+/*
+ * Component : secure DMA Module Address Space - ALT_DMASECURE
+ * secure DMA Module Address Space
+ *
+ * Address space allocated to the secure DMA. For detailed information about the
+ * use of this address space,
+ * [url=http://infocenter.arm.com/help/topic/com.arm.doc.ddi0424b/index.html]click
+ * here[/url] to access the ARM documentation for the DMA-330.
+ *
+ */
+/*
+ * Register : Empty - reg
+ *
+ * Placeholder
+ *
+ * Register Layout
+ *
+ * Bits | Access | Reset | Description
+ * :-------|:-------|:--------|:------------
+ * [31:0] | RW | Unknown | Empty
+ *
+ */
+/*
+ * Field : Empty - fld
+ *
+ * Placeholder
+ *
+ * Field Access Macros:
+ *
+ */
+/* The Least Significant Bit (LSB) position of the ALT_DMASECURE_REG_FLD register field. */
+#define ALT_DMASECURE_REG_FLD_LSB 0
+/* The Most Significant Bit (MSB) position of the ALT_DMASECURE_REG_FLD register field. */
+#define ALT_DMASECURE_REG_FLD_MSB 31
+/* The width in bits of the ALT_DMASECURE_REG_FLD register field. */
+#define ALT_DMASECURE_REG_FLD_WIDTH 32
+/* The mask used to set the ALT_DMASECURE_REG_FLD register field value. */
+#define ALT_DMASECURE_REG_FLD_SET_MSK 0xffffffff
+/* The mask used to clear the ALT_DMASECURE_REG_FLD register field value. */
+#define ALT_DMASECURE_REG_FLD_CLR_MSK 0x00000000
+/* The reset value of the ALT_DMASECURE_REG_FLD register field is UNKNOWN. */
+#define ALT_DMASECURE_REG_FLD_RESET 0x0
+/* Extracts the ALT_DMASECURE_REG_FLD field value from a register. */
+#define ALT_DMASECURE_REG_FLD_GET(value) (((value) & 0xffffffff) >> 0)
+/* Produces a ALT_DMASECURE_REG_FLD register field value suitable for setting the register. */
+#define ALT_DMASECURE_REG_FLD_SET(value) (((value) << 0) & 0xffffffff)
+
+#ifndef __ASSEMBLY__
+/*
+ * WARNING: The C register and register group struct declarations are provided for
+ * convenience and illustrative purposes. They should, however, be used with
+ * caution as the C language standard provides no guarantees about the alignment or
+ * atomicity of device memory accesses. The recommended practice for writing
+ * hardware drivers is to use the SoCAL access macros and alt_read_word() and
+ * alt_write_word() functions.
+ *
+ * The struct declaration for register ALT_DMASECURE_REG.
+ */
+struct ALT_DMASECURE_REG_s
+{
+ uint32_t fld : 32; /* Empty */
+};
+
+/* The typedef declaration for register ALT_DMASECURE_REG. */
+typedef volatile struct ALT_DMASECURE_REG_s ALT_DMASECURE_REG_t;
+#endif /* __ASSEMBLY__ */
+
+/* The byte offset of the ALT_DMASECURE_REG register from the beginning of the component. */
+#define ALT_DMASECURE_REG_OFST 0x0
+
+#ifndef __ASSEMBLY__
+/*
+ * WARNING: The C register and register group struct declarations are provided for
+ * convenience and illustrative purposes. They should, however, be used with
+ * caution as the C language standard provides no guarantees about the alignment or
+ * atomicity of device memory accesses. The recommended practice for writing
+ * hardware drivers is to use the SoCAL access macros and alt_read_word() and
+ * alt_write_word() functions.
+ *
+ * The struct declaration for register group ALT_DMASECURE.
+ */
+struct ALT_DMASECURE_s
+{
+ volatile ALT_DMASECURE_REG_t reg; /* ALT_DMASECURE_REG */
+};
+
+/* The typedef declaration for register group ALT_DMASECURE. */
+typedef volatile struct ALT_DMASECURE_s ALT_DMASECURE_t;
+/* The struct declaration for the raw register contents of register group ALT_DMASECURE. */
+struct ALT_DMASECURE_raw_s
+{
+ volatile uint32_t reg; /* ALT_DMASECURE_REG */
+};
+
+/* The typedef declaration for the raw register contents of register group ALT_DMASECURE. */
+typedef volatile struct ALT_DMASECURE_raw_s ALT_DMASECURE_raw_t;
+#endif /* __ASSEMBLY__ */
+
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+#endif /* __ALTERA_ALT_DMASECURE_H__ */
+