summaryrefslogtreecommitdiffstats
path: root/sim-scripts/or1ksim.in
blob: 6e773f1dcdb2d372a7eec38a262f5d3180f73cb9 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
#
#  or1k/or1ksim Support
#
bspUsesGDBSimulator="no"
bspSupportsGDBServerMode="yes"
runBSP=or1k-elf-sim
bspTreeFile=sim.cfg

runARGS()
{
  echo "-f ${bspTreeFile} ${1}"
}

checkBSPFaults()
{
  return 0
}

bspLimit()
{
  testname=$1
  case ${testname} in
    *stackchk*)limit=5 ;;
    *fatal*)   limit=1 ;;
    *minimum*) limit=1 ;;
    *psxtime*) limit=180 ;;
    *)         limit=60 ;;
  esac
  echo ${limit}
}

bspGeneratesGDBCommands="yes"

gdbServerARGS()
{
  echo "-c ${bspTreeFile}"
}

bspGenerateGDBCommands()
{
cat <<EOF
tar remote :50001
EOF
}

### Generate the or1ksim device tree based upon the type of application being run
bspGenerateDeviceTree()
{
cat <<EOF
section memory
  name     =      "RAM"
  random_seed = 12345
  type        = random
  ce       =          0
  mc       =          0
  baseaddr = 0x00000000
  size     = 0x08000000
  delayr   =          1
  delayw   =          2
end

section immu
  enabled = 0
  nsets = 64
  nways = 1
  pagesize = 8192
  hitdelay = 0
  missdelay = 0
end

section dmmu
  enabled = 0
  nsets = 64
  nways = 1
  pagesize = 8192
  hitdelay = 0
  missdelay = 0
end
section mc
  enabled = 0
  baseaddr = 0x90000000
  POC = 0x0000000a                 /* 32 bit SSRAM */
  index = 0
end

section ic
  enabled   =   0
  nsets     = 256
  nways     =   1
  blocksize =  16
  hitdelay  =  20
  missdelay =  20
end

section dc
  enabled = 0
  nsets = 256
  nways = 1
  blocksize = 16
  load_hitdelay = 0
  load_missdelay = 0
  store_hitdelay = 0
  store_missdelay = 0
end

section pic
  enabled = 1
  edge_trigger = 1
end

section sim
  verbose  =  1
  debug    =  0
  profile  =  0
  history  =  0
  clkcycle = 10ns		/* 100MHz clock */
end

section VAPI
  enabled = 0 
  server_port = 50000
  log_enabled = 1
  vapi_log_file = "vapi.log"
end

section cpu
  ver = 0x12
  cfg = 0x00
  rev = 0x0001
  superscalar = 0
  hazards = 0
  dependstats = 0
  sbuf_len = 100
end

section debug
 enabled = 0
 rsp_enabled = 0 
 rsp_port = 50001
end

section uart
  enabled  = 1
  baseaddr = 0x90000000
  #channel = "xterm"
  channel = "file:uart0.rx,uart0.tx"
  irq = 2
  16550    = 1
end

section pm
  enabled = 1
end
EOF
}
bspGeneratesDeviceTree="yes"