summaryrefslogblamecommitdiffstats
path: root/sim-scripts/or1ksim.in
blob: 6e773f1dcdb2d372a7eec38a262f5d3180f73cb9 (plain) (tree)
1
2
3
4
5
6


                       
                        
                              
                   
















































































































                                                                                 
              















                            

                 

















                                    
#
#  or1k/or1ksim Support
#
bspUsesGDBSimulator="no"
bspSupportsGDBServerMode="yes"
runBSP=or1k-elf-sim
bspTreeFile=sim.cfg

runARGS()
{
  echo "-f ${bspTreeFile} ${1}"
}

checkBSPFaults()
{
  return 0
}

bspLimit()
{
  testname=$1
  case ${testname} in
    *stackchk*)limit=5 ;;
    *fatal*)   limit=1 ;;
    *minimum*) limit=1 ;;
    *psxtime*) limit=180 ;;
    *)         limit=60 ;;
  esac
  echo ${limit}
}

bspGeneratesGDBCommands="yes"

gdbServerARGS()
{
  echo "-c ${bspTreeFile}"
}

bspGenerateGDBCommands()
{
cat <<EOF
tar remote :50001
EOF
}

### Generate the or1ksim device tree based upon the type of application being run
bspGenerateDeviceTree()
{
cat <<EOF
section memory
  name     =      "RAM"
  random_seed = 12345
  type        = random
  ce       =          0
  mc       =          0
  baseaddr = 0x00000000
  size     = 0x08000000
  delayr   =          1
  delayw   =          2
end

section immu
  enabled = 0
  nsets = 64
  nways = 1
  pagesize = 8192
  hitdelay = 0
  missdelay = 0
end

section dmmu
  enabled = 0
  nsets = 64
  nways = 1
  pagesize = 8192
  hitdelay = 0
  missdelay = 0
end
section mc
  enabled = 0
  baseaddr = 0x90000000
  POC = 0x0000000a                 /* 32 bit SSRAM */
  index = 0
end

section ic
  enabled   =   0
  nsets     = 256
  nways     =   1
  blocksize =  16
  hitdelay  =  20
  missdelay =  20
end

section dc
  enabled = 0
  nsets = 256
  nways = 1
  blocksize = 16
  load_hitdelay = 0
  load_missdelay = 0
  store_hitdelay = 0
  store_missdelay = 0
end

section pic
  enabled = 1
  edge_trigger = 1
end

section sim
  verbose  =  1
  debug    =  0
  profile  =  0
  history  =  0
  clkcycle = 10ns		/* 100MHz clock */
end

section VAPI
  enabled = 0 
  server_port = 50000
  log_enabled = 1
  vapi_log_file = "vapi.log"
end

section cpu
  ver = 0x12
  cfg = 0x00
  rev = 0x0001
  superscalar = 0
  hazards = 0
  dependstats = 0
  sbuf_len = 100
end

section debug
 enabled = 0
 rsp_enabled = 0 
 rsp_port = 50001
end

section uart
  enabled  = 1
  baseaddr = 0x90000000
  #channel = "xterm"
  channel = "file:uart0.rx,uart0.tx"
  irq = 2
  16550    = 1
end

section pm
  enabled = 1
end
EOF
}
bspGeneratesDeviceTree="yes"