| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
| |
Adds a driver for the i.MXRT1166 USB PHY and enable USB for the
imxrt11xx BSPs.
|
| |
|
| |
|
|
|
|
| |
This avoids the need for a transmit task and transmit interrupts.
|
|
|
|
|
| |
Move the transmit initialization out of the transmit task to be able to
remove the transmit task in the next patch.
|
| |
|
|
|
|
|
|
|
|
|
| |
The standard FreeBSD MII support causes severe problems on the LPC3200
chip family. If an Ethernet module register is accessed while there is
no clock from the PHY, the chip completely locks up and only an external
watchdog can recover from this state. The legacy driver had a custom
PHY management code which helped to avoid such issues. The if_lpe.c
driver is no longer maintained by FreeBSD.
|
|
|
|
|
| |
FreeBSD in 2019 moved crc32 function into separate gsb_crc32.h header
file and probably after libbsd sync with this change if_stmac got broken.
|
|
|
|
|
|
|
|
|
|
|
| |
Under unknown conditions the receive path ended up in a frozen state.
In this state, the DMA and driver descriptor head were equal and all
receive descriptors had the used bit set. So, the DMA was unable to
store received frames. However, the receive daemon was never woken up
to refill the receive buffers. It seems that the RXUBR interrupt can be
used to recover from this state.
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Close #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
|
|
| |
This is required to enable checksum offload for vlan interfaces.
Update #4652.
|
|
|
|
|
|
|
|
| |
Do not use the interface mutex in the receive loop. Avoid multiple
reads of DMA descriptor words. Use a compile-time constant for the
receive DMA descriptor count to simplify calculations.
Update #4652.
|
|
|
|
|
|
|
|
| |
Use the transmit interface handler to avoid a transmit task/interrupt.
Use a compile-time constant for the transmit DMA descriptor count to
simplify calculations.
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
|
|
| |
The interrupt is enabled by rtems_interrupt_handler_install().
Update #4652.
|
|
|
|
|
|
| |
The Ethernet CRC and padding must be always generated by the MAC.
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Update #4652.
|
|
|
|
| |
Close #4345.
|
|
|
|
|
|
|
|
|
|
|
|
| |
The pppstart expected that a driver write would somehow magically
process all data passed to the write function. Because ppp disables all
buffering that originally has been in termios, that assumption is not
true for all but polled drivers.
With this patch, the pppstart now gets and processes the feedback that
is returned from the driver via rtems_termios_dequeue_characters.
Update #4493
|
|
|
|
|
|
| |
Adds "rtems,path" as an additional bus path for the i2c driver.
Previously the bus path was provided in "rtems,i2c-path" property
only.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Possible data sources for SD driver:
- mmc_sd_switch():
- length: 64 byte;
- buffer on stack
- mmc_test_bus_width():
- length: 4 or 8 byte
- buffer in program memory or on stack
- mmc_app_send_scr():
- length: 8 byte
- buffer from device ivar structure
- mmc_app_sd_status():
- length: 64 byte
- buffer from device ivar structure
- mmc_send_ext_csd():
- length: MMC_EXTCSD_SIZE = 512
- buffer from device ivar structure
- rtems_bsd_mmcsd_disk_read_write():
- length: depends on read
- buffer from rtems_blkdev buffer -> already aligned
- mmcsd_ioctl_cmd():
- length: depends on call
- buffer malloced, not aligned -> patched in RTEMS
So the problematic buffers are only the ones up to 512 bytes. Copy these data
into a buffer to avoid that problem.
|
| |
|
|
|
|
| |
Update #4372
|
|
|
|
| |
Update #3910.
|
|
|
|
| |
Update #3910.
|
|
|
|
| |
Update #3910.
|
|
|
|
| |
Close #4164.
|
|
|
|
| |
Update #4164.
|
| |
|
|
|
|
| |
Update 3869
|
|
|
|
| |
Update #3821.
|
|
|
|
| |
Git mirror commit 6b0307a0a5184339393f555d5d424190d8a8277a.
|
| |
|
| |
|
|
|
|
|
| |
The watchdog timer (WDT) can be configure only once. Do not touch it in
the BSP since the application may want to use it.
|
|
|
|
| |
This avoids a lock contention on the send queue.
|
| |
|
|
|
|
|
| |
This adds a driver for the KSZ8091RNB PHY. This PHY needs some special
treatment if it is clocked with a 50MHz clock.
|
|
|
|
|
|
|
| |
With a write-back cache dirty cache lines may be evicted which could
overwrite new data.
Close #3523.
|
|
|
|
| |
Update #3523.
|
|
|
|
| |
Update #3523.
|
|
|
|
| |
Update #3523.
|