1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
|
/dts-v1/;
/ {
#address-cells = <0x2>;
#size-cells = <0x2>;
compatible = "riscv-virtio";
model = "riscv-virtio,qemu";
chosen {
bootargs = [00];
stdout-path = "/soc/uart@10000000";
};
memory@80000000 {
device_type = "memory";
reg = <0x0 0x80000000 0x0 0x80000000>;
};
cpus {
#address-cells = <0x1>;
#size-cells = <0x0>;
timebase-frequency = <0x2FAF080>;
cpu@0 {
phandle = <0x7>;
device_type = "cpu";
reg = <0x0>;
status = "okay";
compatible = "riscv";
riscv,isa = "rv32imafdcsu";
mmu-type = "riscv,sv32";
interrupt-controller {
#interrupt-cells = <0x1>;
interrupt-controller;
compatible = "riscv,cpu-intc";
phandle = <0x8>;
};
};
cpu@1 {
phandle = <0x5>;
device_type = "cpu";
reg = <0x1>;
status = "okay";
compatible = "riscv";
riscv,isa = "rv32imafdcsu";
mmu-type = "riscv,sv32";
interrupt-controller {
#interrupt-cells = <0x1>;
interrupt-controller;
compatible = "riscv,cpu-intc";
phandle = <0x6>;
};
};
cpu@2 {
phandle = <0x3>;
device_type = "cpu";
reg = <0x2>;
status = "okay";
compatible = "riscv";
riscv,isa = "rv32imafdcsu";
mmu-type = "riscv,sv32";
interrupt-controller {
#interrupt-cells = <0x1>;
interrupt-controller;
compatible = "riscv,cpu-intc";
phandle = <0x4>;
};
};
cpu@3 {
phandle = <0x1>;
device_type = "cpu";
reg = <0x3>;
status = "okay";
compatible = "riscv";
riscv,isa = "rv32imafdcsu";
mmu-type = "riscv,sv32";
interrupt-controller {
#interrupt-cells = <0x1>;
interrupt-controller;
compatible = "riscv,cpu-intc";
phandle = <0x2>;
};
};
cpu-map {
cluster0 {
core0 {
cpu = <0x7>;
};
core1 {
cpu = <0x5>;
};
core2 {
cpu = <0x3>;
};
core3 {
cpu = <0x1>;
};
};
};
};
soc {
#address-cells = <0x2>;
#size-cells = <0x2>;
compatible = "simple-bus";
ranges;
flash@20000000 {
bank-width = <0x4>;
reg = <0x0 0x20000000 0x0 0x2000000 0x0 0x22000000 0x0 0x2000000>;
compatible = "cfi-flash";
};
rtc@101000 {
interrupts = <0xb>;
interrupt-parent = <0x9>;
reg = <0x0 0x101000 0x0 0x1000>;
compatible = "google,goldfish-rtc";
};
uart@10000000 {
interrupts = <0xa>;
interrupt-parent = <0x9>;
clock-frequency = <0x384000>;
reg-shift = <0x2>;
reg = <0x0 0x10000000 0x0 0x100>;
compatible = "ns16550a";
};
poweroff {
value = <0x5555>;
offset = <0x0>;
regmap = <0xa>;
compatible = "syscon-poweroff";
};
reboot {
value = <0x7777>;
offset = <0x0>;
regmap = <0xa>;
compatible = "syscon-reboot";
};
test@100000 {
phandle = <0xa>;
reg = <0x0 0x100000 0x0 0x1000>;
compatible = "sifive,test1", "sifive,test0", "syscon";
};
pci@30000000 {
interrupt-map-mask = <0x1800 0x0 0x0 0x7>;
interrupt-map = <0x0 0x0 0x0 0x1 0x9 0x20 0x0 0x0 0x0 0x2 0x9 0x21 0x0 0x0 0x0 0x3 0x9 0x22 0x0 0x0 0x0 0x4 0x9 0x23 0x800 0x0 0x0 0x1 0x9 0x21 0x800 0x0 0x0 0x2 0x9 0x22 0x800 0x0 0x0 0x3 0x9 0x23 0x800 0x0 0x0 0x4 0x9 0x20 0x1000 0x0 0x0 0x1 0x9 0x22 0x1000 0x0 0x0 0x2 0x9 0x23 0x1000 0x0 0x0 0x3 0x9 0x20 0x1000 0x0 0x0 0x4 0x9 0x21 0x1800 0x0 0x0 0x1 0x9 0x23 0x1800 0x0 0x0 0x2 0x9 0x20 0x1800 0x0 0x0 0x3 0x9 0x21 0x1800 0x0 0x0 0x4 0x9 0x22>;
ranges = <0x1000000 0x0 0x0 0x0 0x3000000 0x0 0x10000 0x2000000 0x0 0x40000000 0x0 0x40000000 0x0 0x40000000>;
reg = <0x0 0x30000000 0x0 0x10000000>;
dma-coherent;
bus-range = <0x0 0xff>;
linux,pci-domain = <0x0>;
device_type = "pci";
compatible = "pci-host-ecam-generic";
#size-cells = <0x2>;
#interrupt-cells = <0x1>;
#address-cells = <0x3>;
};
virtio_mmio@10008000 {
interrupts = <0x8>;
interrupt-parent = <0x9>;
reg = <0x0 0x10008000 0x0 0x1000>;
compatible = "virtio,mmio";
};
virtio_mmio@10007000 {
interrupts = <0x7>;
interrupt-parent = <0x9>;
reg = <0x0 0x10007000 0x0 0x1000>;
compatible = "virtio,mmio";
};
virtio_mmio@10006000 {
interrupts = <0x6>;
interrupt-parent = <0x9>;
reg = <0x0 0x10006000 0x0 0x1000>;
compatible = "virtio,mmio";
};
virtio_mmio@10005000 {
interrupts = <0x5>;
interrupt-parent = <0x9>;
reg = <0x0 0x10005000 0x0 0x1000>;
compatible = "virtio,mmio";
};
virtio_mmio@10004000 {
interrupts = <0x4>;
interrupt-parent = <0x9>;
reg = <0x0 0x10004000 0x0 0x1000>;
compatible = "virtio,mmio";
};
virtio_mmio@10003000 {
interrupts = <0x3>;
interrupt-parent = <0x9>;
reg = <0x0 0x10003000 0x0 0x1000>;
compatible = "virtio,mmio";
};
virtio_mmio@10002000 {
interrupts = <0x2>;
interrupt-parent = <0x9>;
reg = <0x0 0x10002000 0x0 0x1000>;
compatible = "virtio,mmio";
};
virtio_mmio@10001000 {
interrupts = <0x1>;
interrupt-parent = <0x9>;
reg = <0x0 0x10001000 0x0 0x1000>;
compatible = "virtio,mmio";
};
plic@c000000 {
phandle = <0x9>;
riscv,ndev = <0x35>;
reg = <0x0 0xc000000 0x0 0x210000>;
interrupts-extended = <0x8 0xb 0x8 0x9 0x6 0xb 0x6 0x9 0x4 0xb 0x4 0x9 0x2 0xb 0x2 0x9>;
interrupt-controller;
compatible = "riscv,plic0";
#interrupt-cells = <0x1>;
#address-cells = <0x0>;
};
clint@2000000 {
interrupts-extended = <0x8 0x3 0x8 0x7 0x6 0x3 0x6 0x7 0x4 0x3 0x4 0x7 0x2 0x3 0x2 0x7>;
reg = <0x0 0x2000000 0x0 0x10000>;
compatible = "riscv,clint0";
};
};
};
|
