summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2013-11-30 20:53:41 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2014-01-10 21:44:24 +0100
commit805ef2f2baf0dd5cdcd828a36ce5be722407ca25 (patch)
tree2d1f07b9a1b3d56a6a97d685b339ee048d585c6d
parentbsp/realview-pbx-a9: Fix PL111 color encoding (diff)
downloadrtems-805ef2f2baf0dd5cdcd828a36ce5be722407ca25.tar.bz2
arm: Add ARMv7-M SHCSR register bits
-rw-r--r--cpukit/score/cpu/arm/rtems/score/armv7m.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/cpukit/score/cpu/arm/rtems/score/armv7m.h b/cpukit/score/cpu/arm/rtems/score/armv7m.h
index 3a41a0c707..e765dfd0c2 100644
--- a/cpukit/score/cpu/arm/rtems/score/armv7m.h
+++ b/cpukit/score/cpu/arm/rtems/score/armv7m.h
@@ -81,10 +81,16 @@ typedef struct {
#define ARMV7M_SCB_AIRCR_VECTCLRACTIVE (1U << 1)
#define ARMV7M_SCB_AIRCR_VECTRESET (1U << 0)
uint32_t aircr;
+
uint32_t scr;
uint32_t ccr;
uint8_t shpr [12];
+
+#define ARMV7M_SCB_SHCSR_USGFAULTENA (1U << 18)
+#define ARMV7M_SCB_SHCSR_BUSFAULTENA (1U << 17)
+#define ARMV7M_SCB_SHCSR_MEMFAULTENA (1U << 16)
uint32_t shcsr;
+
uint32_t cfsr;
uint32_t hfsr;
uint32_t dfsr;