summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Regenerate all preinstall.am files.HEADmasterJoel Sherrill2 days95-464/+464
* arm: Add tests which fail to build with C++ enabled.Chris Johns3 days9-0/+24
* preinstall: Regenerated files differ from the repo.Chris Johns3 days4-15/+18
* virtex5/.../bsp.h: Add BSP_Convert_decrementer() macro required by MPC6xx tim...Joel Sherrill3 days1-3/+24
* nds/Makefile.am: Rework to avoid creating ltos of .rel filesJoel Sherrill3 days1-71/+35
* lpc40xx_ea_rom_int-testsuite.tcfg: New fileJoel Sherrill3 days1-0/+7
* rtems: SMP fix for timer serverSebastian Huber3 days1-1/+3
* arm/lm3s3749: Add tests that do not fit.Chris Johns3 days1-0/+3
* Add or1ksim (sim.cfg) configuration file and edit README.Hesham ALMatary4 days2-1/+123
* bsp/altera-cyclone-v: Add DMA support hwlib filesSebastian Huber4 days17-7/+21297
* bsp/altera-cyclone-v: Update to hwlib 13.1Sebastian Huber4 days16-3841/+8786
* rtems: Add more clock tick functionsSebastian Huber4 days5-0/+239
* or1k/Makefile.am: libbsp_a_CPPFLAGS was defined twiceJoel Sherrill5 days1-1/+1
* gensh4: Improve ROM vs RAM startup configurationJoel Sherrill5 days2-9/+16
* gensh4/bsp_specs: Account for big/little endianJoel Sherrill5 days1-1/+1
* simsh4-testsuite.tcfg: new fileJoel Sherrill5 days1-1/+5
* simsh2e-testsuite.tcfg: new fileJoel Sherrill5 days1-1/+5
* shsim/bsp_specs: Account for big/little endianJoel Sherrill5 days1-1/+1
* or1ksim BSP: Include cache manager stubs, and re-generate preinstall.am files.Hesham ALMatary5 days3-36/+46
* Add or1k to the list of targets that use IEEE 754 in xdr_float.cHesham ALMatary5 days1-0/+1
* Rename or1k_or1ksim BSP to or1ksimHesham ALMatary5 days1-0/+0
* libcpu: Add new entry for or1k cpu and include cache manager stubs.Hesham ALMatary5 days4-0/+85
* sptests/spcache01: Make inline assembly conditional to account for OpenRISC l...Hesham ALMatary5 days1-1/+5
* bsp/mpc55xx: Fix commentSebastian Huber5 days1-1/+1
* bsp/mpc55xx: Add defines for MPC5668Sebastian Huber5 days2-7/+13
* bsp/mpc55xx: Limit flash support to MPC55[56]XSebastian Huber5 days1-1/+1
* rtems: Inline rtems_clock_get_ticks_since_boot()Sebastian Huber5 days6-68/+24
* score: Add missing define to cache managerDaniel Cederman5 days1-0/+2
* bsp/tms570: implemented and tested initialization of Cortex-R performance cou...Pavel Pisa8 days1-4/+84
* smptests/smpcache01: Test the SMP cache managerDaniel Cederman8 days6-0/+342
* score: Add SMP support to the cache managerDaniel Cederman8 days4-6/+355
* bsp/sparc: Flush only instruction cacheDaniel Cederman8 days2-1/+9
* score/sparc: Add comment on icache flush after trap table updateDaniel Cederman8 days1-3/+14
* bsp/sparc: Flush icache before first time enabling interruptsDaniel Cederman8 days2-0/+13
* score: Rename SMP broadcast message functionDaniel Cederman8 days2-3/+3
* score: Add function to send a SMP message to a set of CPUsDaniel Cederman8 days2-0/+31
* libchip/dwmac: Make PHY address user configurableChristian Mauderer8 days4-12/+58
* bsp/tms570: disable huge memory demanding tests for internal RAM build variant.Pavel Pisa9 days2-13/+23
* bsp/tms570: implemented support functions to satisfy complete tests build req...Pavel Pisa9 days9-4/+186
* Add configuration to detect toolset has sigaltstack() prototypeJoel Sherrill10 days2-4/+18
* mpc55xx/misc/flash_support.c: Properly flush cache when writing.Peter Dufault10 days1-46/+39
* or1k.t: Fix spelling errorsJoel Sherrill10 days1-4/+4
* Add new documentation section for OpenRISC CPU architecture.Hesham ALMatary10 days3-0/+84
* libbsp/arm/acinclude.m4: Regenerate for tms570Joel Sherrill10 days1-0/+2
* Add new (first) OpenRISC BSP called or1ksim.Hesham ALMatary10 days24-0/+1610
* BSP for TMS570LS31x Hercules Development Kit from TI (TMS570LS3137)Premysl Houdek10 days28-0/+2389
* lpc24xx/lpc17xx: lpc24xx_pin_set_function() keep LPC4088 W type pin in digita...Pavel Pisa10 days1-1/+6
* score: PR2179: Fix initially locked PI mutexSebastian Huber10 days3-4/+50
* rtems_termios_puts: Copy and write more than one char at onceKolja Waschk12 days1-50/+85
* Add or1k tick timer register definitionsHesham ALMatary12 days1-2/+14