summaryrefslogtreecommitdiffstats
path: root/ports/beagleboneblack/cpuio.h
blob: d18d19d2d2aa4c22deb5f23c70c0f0fa0ec94050 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
/*
 * General notice:
 * This code is part of a boot-monitor package developed as a generic base
 * platform for embedded system designs.  As such, it is likely to be
 * distributed to various projects beyond the control of the original
 * author.  Please notify the author of any enhancements made or bugs found
 * so that all may benefit from the changes.  In addition, notification back
 * to the author will allow the new user to pick up changes that may have
 * been made by other users after this version of the code was distributed.
 *
 * Author:  Ed Sutter
 * email:   esutter@lucent.com
 * phone:   908-582-2351
 */

#define DEFAULT_BAUD_RATE 115200

#define HWREAD32(a) *(volatile unsigned long *)(a)
#define HWREAD16(a) *(volatile unsigned short *)(a)
#define HWREAD8(a)  *(volatile unsigned char *)(a)

#define HWWRITE32(a,b)  *(volatile unsigned long *)(a) = (b)
#define HWWRITE16(a,b)  *(volatile unsigned short *)(a) = (b)
#define HWWRITE8(a,b)   *(volatile unsigned char *)(a) = (b)

#define GPIO1_21    (1<<21)
#define GPIO1_22    (1<<22)
#define GPIO1_23    (1<<23)
#define GPIO1_24    (1<<24)

// Referring to BBB schematic...
// Pg6 shows the 4 user leds, pg3 shows the pins on the Sitara
// The four user leds are on GPIO1, pins 21-24
#define USR0_LED    GPIO1_21        // Ball V15: GPMC_A5 mode7 (D2)
#define USR1_LED    GPIO1_22        // Ball U15: GPMC_A6 mode7 (D3)
#define USR2_LED    GPIO1_23        // Ball T15: GPMC_A7 mode7 (D4)
#define USR3_LED    GPIO1_24        // Ball V16: GPMC_A8 mode7 (D5)