summaryrefslogtreecommitdiffstats
path: root/main/cpu/arm/arm.h
blob: 8c9c53e9d51cfe83bed60126bdcb79807d48af25 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
/**************************************************************************
 *
 * Copyright (c) 2013 Alcatel-Lucent
 *
 * Alcatel Lucent licenses this file to You under the Apache License,
 * Version 2.0 (the "License"); you may not use this file except in
 * compliance with the License.  A copy of the License is contained the
 * file LICENSE at the top level of this repository.
 * You may also obtain a copy of the License at:
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 **************************************************************************
 *
 * arm.h
 *
 * PSR Bits
 *
 * Original author:     Ed Sutter (ed.sutter@alcatel-lucent.com)
 *
 */
#define PSR_THUMB_STATE			0x00000020
#define PSR_IMASK_IRQ			0x00000080
#define PSR_IMASK_FRQ			0x00000040
#define PSR_CONDITION_NEGATIVE	0x80000000
#define PSR_CONDITION_ZERO		0x40000000
#define PSR_CONDITION_CARRY		0x20000000
#define PSR_CONDITION_OVERFLOW	0x10000000
#define PSR_MODE_MASK			0x0000001f

/* Mode bits within PSR:
 */
#define ABORT_MODE			0x00000017
#define FASTINTRQST_MODE	0x00000011
#define INTRQST_MODE		0x00000012
#define SUPERVISOR_MODE		0x00000013
#define SYSTEM_MODE			0x0000001f
#define UNDEFINED_MODE		0x0000001b
#define USER_MODE			0x00000010

/* Exception types:
 */
#define EXCTYPE_UNDEF		1
#define EXCTYPE_ABORTP		2
#define EXCTYPE_ABORTD		3
#define EXCTYPE_IRQ			4
#define EXCTYPE_FIRQ		5
#define EXCTYPE_SWI			6
#define EXCTYPE_NOTASSGN	7

/* Link register adjustments for each exception:
 * These adjustments are used by the exception handler to establish the
 * address at which the exception occurred.
 */
#define LRADJ_UNDEF			4
#define LRADJ_ABORTP		4
#define LRADJ_ABORTD		8
#define LRADJ_IRQ			4
#define LRADJ_FIRQ			4
#define LRADJ_SWI			4

/* Vector numbers used by assign_handler and the mon_assignhandler() 
 * API function...
 */
#define VEC_RST              0
#define VEC_UND              1
#define VEC_SWI              2
#define VEC_ABP              3
#define VEC_ABD              4
#define VEC_IRQ              5
#define VEC_RESERVED         6
#define VEC_FIQ              7