summaryrefslogtreecommitdiffstats
path: root/sis.c
diff options
context:
space:
mode:
authorJiri Gaisler <jiri@gaisler.se>2020-12-01 13:34:02 +0100
committerJiri Gaisler <jiri@gaisler.se>2020-12-01 16:44:58 +0100
commitbb65f4484f9be1818435ca39e95feab35be427aa (patch)
tree9edb64b684e652caa4d3023be76b5116aedf07be /sis.c
parentMake grlib IP cores more modular and move them to grlib.c (diff)
downloadsis-bb65f4484f9be1818435ca39e95feab35be427aa.tar.bz2
Added emulation of GR740 SOC2.25
* Only limited functionality with standard peripherals
Diffstat (limited to 'sis.c')
-rw-r--r--sis.c9
1 files changed, 8 insertions, 1 deletions
diff --git a/sis.c b/sis.c
index 51005f6..837f516 100644
--- a/sis.c
+++ b/sis.c
@@ -168,6 +168,11 @@ main (argc, argv)
{
lcputype = CPU_LEON3;
}
+ else if (strcmp (argv[stat], "-gr740") == 0)
+ {
+ lcputype = CPU_LEON3;
+ ms = &gr740;
+ }
else if (strcmp (argv[stat], "-riscv") == 0)
{
lcputype = CPU_RISCV;
@@ -231,7 +236,8 @@ main (argc, argv)
case CPU_LEON3:
printf (" LEON3 emulation enabled, %d cpus online, delta %d clocks\n",
ncpu, delta);
- ms = &leon3;
+ if (!ms)
+ ms = &leon3;
if (!freq)
freq = 50;
break;
@@ -246,6 +252,7 @@ main (argc, argv)
default:
printf (" ERC32 emulation enabled\n");
cputype = CPU_ERC32;
+ ms = &erc32sys;
if (!freq)
freq = 14;
}