summaryrefslogtreecommitdiffstats
path: root/interf.c
diff options
context:
space:
mode:
authorJiri Gaisler <jiri@gaisler.se>2020-10-25 11:27:31 -0400
committerJiri Gaisler <jiri@gaisler.se>2020-10-28 13:38:31 -0400
commit66efed88eff45dca65661ab65327ee47f2732cfa (patch)
tree17d58ad35d7fa967347bd99bd4005721de2e8716 /interf.c
parentAdd -rt option to synch sim to wall time (diff)
downloadsis-66efed88eff45dca65661ab65327ee47f2732cfa.tar.bz2
Add networking support using host tap device2.23
* Emulation of GRETH 10/100 Mbit MAC and PHY * Supported only on linux
Diffstat (limited to 'interf.c')
-rw-r--r--interf.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/interf.c b/interf.c
index 672388c..421c0ac 100644
--- a/interf.c
+++ b/interf.c
@@ -367,7 +367,7 @@ sim_insert_swbreakpoint (uint32 addr, int len)
breakinsn = CEBREAK;
ms->sis_memory_write (addr, (char *) &breakinsn, 2);
}
- if (sis_verbose)
+ if (sis_verbose > 1)
printf ("sim_insert_swbreakpoint: added breakpoint %d at 0x%08x\n",
ebase.bptnum + 1, addr);
ebase.bptnum += 1;
@@ -391,7 +391,7 @@ sim_remove_swbreakpoint (uint32 addr, int len)
{
/* write back saved opcode */
ms->sis_memory_write (addr, (char *) &ebase.bpsave[i], len);
- if (sis_verbose)
+ if (sis_verbose > 1)
printf ("sim_remove_swbreakpoint: remove breakpoint %d at 0x%08x\n",
i, addr);
/* shift down remaining breakpoints */