summaryrefslogtreecommitdiff
path: root/cpukit/score/cpu/riscv/include/rtems/score/cpu.h (follow)
AgeCommit message (Expand)Author
2020-10-10rtems: Improve RTEMS_NO_RETURN attributeSebastian Huber
2020-06-30score: Add CPU_USE_LIBC_INIT_FINI_ARRAYKinsey Moore
2019-04-02doxygen: score: Add RISC-V CPU architecture groupAndreas Dachsberger
2019-02-28Remove explicit file names from @fileSebastian Huber
2019-01-22riscv: add griscv bspJiri Gaisler
2019-01-09riscv: Enable robust thread dispatchSebastian Huber
2018-10-05score: Remove CPU_PROVIDES_IDLE_THREAD_BODYSebastian Huber
2018-08-02score: Remove CPU_PARTITION_ALIGNMENTSebastian Huber
2018-08-02riscv: Fix CPU_ALIGNMENTSebastian Huber
2018-07-27riscv: Rework CPU counter supportSebastian Huber
2018-07-25riscv: Use wfi instruction for idle taskSebastian Huber
2018-07-25riscv: Rework exception handlingSebastian Huber
2018-07-25riscv: New CPU_Exception_frameSebastian Huber
2018-07-25riscv: Add exception codesSebastian Huber
2018-07-20score: Move context validation declarationsSebastian Huber
2018-07-20score: Remove obsolete CPU port definesSebastian Huber
2018-07-06riscv: Implement CPU counterSebastian Huber
2018-07-05riscv: Clear reservationsSebastian Huber
2018-06-29riscv: Add floating-point supportSebastian Huber
2018-06-29riscv: Remove dead codeSebastian Huber
2018-06-29riscv: Optimize context switch and interruptsSebastian Huber
2018-06-29riscv: Fix _CPU_Context_Initialize() prototypeSebastian Huber
2018-06-29riscv: Implement _CPU_Context_validate()Sebastian Huber
2018-06-29riscv: Make some CPU port defines visible to asmSebastian Huber
2018-06-29riscv: Implement _CPU_Context_volatile_clobber()Sebastian Huber
2018-06-29riscv: Remove mstatus from thread contextSebastian Huber
2018-06-29riscv: Fix CPU_STACK_ALIGNMENTSebastian Huber
2018-06-29riscv: Remove RISCV_GCC_RED_ZONE_SIZESebastian Huber
2018-06-29riscv: Enable interrupts during dispatch after ISRSebastian Huber
2018-06-28riscv: Avoid namespace pollutionSebastian Huber
2018-06-28riscv: Optimize and fix interrupt disable/enableSebastian Huber
2018-06-28riscv: Add dummy SMP supportSebastian Huber
2018-06-28riscv: Implement ISR set/get levelSebastian Huber
2018-06-27Rework initialization and interrupt stack supportSebastian Huber
2018-06-27score: Add CPU_INTERRUPT_STACK_ALIGNMENTSebastian Huber
2018-06-15Add _CPU_Counter_frequency()Sebastian Huber
2018-04-16Remove register keyword from public header filesSebastian Huber
2018-03-12riscv/include/rtems/score/types.h: Eliminate this fileJoel Sherrill
2018-01-25Remove make preinstallChris Johns
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-02 05:30:51 +0000