summaryrefslogtreecommitdiff
path: root/c/src/lib/libbsp/arm/raspberrypi/include/raspberrypi.h
diff options
context:
space:
mode:
Diffstat (limited to 'c/src/lib/libbsp/arm/raspberrypi/include/raspberrypi.h')
-rw-r--r--c/src/lib/libbsp/arm/raspberrypi/include/raspberrypi.h53
1 files changed, 53 insertions, 0 deletions
diff --git a/c/src/lib/libbsp/arm/raspberrypi/include/raspberrypi.h b/c/src/lib/libbsp/arm/raspberrypi/include/raspberrypi.h
index e442d5fca5..4ef5f713ad 100644
--- a/c/src/lib/libbsp/arm/raspberrypi/include/raspberrypi.h
+++ b/c/src/lib/libbsp/arm/raspberrypi/include/raspberrypi.h
@@ -85,6 +85,59 @@
/** @} */
/**
+ * @name Power Management and Watchdog Registers
+ *
+ * @{
+ */
+
+#define BCM2835_PM_PASSWD_MAGIC 0x5a000000
+
+#define BCM2835_PM_BASE (RPI_PERIPHERAL_BASE + 0x100000)
+
+#define BCM2835_PM_GNRIC (BCM2835_PM_BASE + 0x00)
+#define BCM2835_PM_GNRIC_POWUP 0x00000001
+#define BCM2835_PM_GNRIC_POWOK 0x00000002
+#define BCM2835_PM_GNRIC_ISPOW 0x00000004
+#define BCM2835_PM_GNRIC_MEMREP 0x00000008
+#define BCM2835_PM_GNRIC_MRDONE 0x00000010
+#define BCM2835_PM_GNRIC_ISFUNC 0x00000020
+#define BCM2835_PM_GNRIC_RSTN 0x00000fc0
+#define BCM2835_PM_GNRIC_ENAB 0x00001000
+#define BCM2835_PM_GNRIC_CFG 0x007f0000
+
+#define BCM2835_PM_AUDIO (BCM2835_PM_BASE + 0x04)
+#define BCM2835_PM_AUDIO_APSM 0x000fffff
+#define BCM2835_PM_AUDIO_CTRLEN 0x00100000
+#define BCM2835_PM_AUDIO_RSTN 0x00200000
+
+#define BCM2835_PM_STATUS (BCM2835_PM_BASE + 0x18)
+
+#define BCM2835_PM_RSTC (BCM2835_PM_BASE + 0x1c)
+#define BCM2835_PM_RSTC_DRCFG 0x00000003
+#define BCM2835_PM_RSTC_WRCFG 0x00000030
+#define BCM2835_PM_RSTC_WRCFG_FULL 0x00000020
+#define BCM2835_PM_RSTC_SRCFG 0x00000300
+#define BCM2835_PM_RSTC_QRCFG 0x00003000
+#define BCM2835_PM_RSTC_FRCFG 0x00030000
+#define BCM2835_PM_RSTC_HRCFG 0x00300000
+
+#define BCM2835_PM_RSTS (BCM2835_PM_BASE + 0x20)
+#define BCM2835_PM_RSTS_HADDRQ 0x00000001
+#define BCM2835_PM_RSTS_HADDRF 0x00000002
+#define BCM2835_PM_RSTS_HADDRH 0x00000004
+#define BCM2835_PM_RSTS_HADWRQ 0x00000010
+#define BCM2835_PM_RSTS_HADWRF 0x00000020
+#define BCM2835_PM_RSTS_HADWRH 0x00000040
+#define BCM2835_PM_RSTS_HADSRQ 0x00000100
+#define BCM2835_PM_RSTS_HADSRF 0x00000200
+#define BCM2835_PM_RSTS_HADSRH 0x00000400
+#define BCM2835_PM_RSTS_HADPOR 0x00001000
+
+#define BCM2835_PM_WDOG (BCM2835_PM_BASE + 0x24)
+
+/** @} */
+
+/**
* @name GPIO Registers
*
* @{