1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
|
/* SPDX-License-Identifier: BSD-2-Clause */
/**
* @file
*
* @ingroup RTEMSTestCaseRtemsIntrValIntr
*/
/*
* Copyright (C) 2021 embedded brains GmbH (http://www.embedded-brains.de)
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* This file is part of the RTEMS quality process and was automatically
* generated. If you find something that needs to be fixed or
* worded better please post a report or patch to an RTEMS mailing list
* or raise a bug report:
*
* https://www.rtems.org/bugs.html
*
* For information on updating and regenerating please refer to the How-To
* section in the Software Requirements Engineering chapter of the
* RTEMS Software Engineering manual. The manual is provided as a part of
* a release. For development sources please refer to the online
* documentation at:
*
* https://docs.rtems.org
*/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include <rtems.h>
#include <rtems/irq-extension.h>
#include "tx-support.h"
#include <rtems/test.h>
/**
* @defgroup RTEMSTestCaseRtemsIntrValIntr spec:/rtems/intr/val/intr
*
* @ingroup RTEMSTestSuiteTestsuitesValidationNoClock0
*
* @brief Tests some @ref RTEMSAPIClassicIntr directives.
*
* This test case performs the following actions:
*
* - Validate rtems_interrupt_local_disable() and
* rtems_interrupt_local_enable().
*
* - Check that maskable interrupts are enabled before the call to
* rtems_interrupt_local_disable() and disabled afterwards.
*
* - Check that maskable interrupts are disabled before the call to
* rtems_interrupt_local_disable() and disabled afterwards.
*
* - Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_local_enable() according to the ``_isr_cookie``
* parameter. In this case maskable interrupts are still disabled
* afterwards.
*
* - Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_local_enable() according to the ``_isr_cookie``
* parameter. In this case maskable interrupts are enabled afterwards.
*
* - Validate the interrupt lock directives.
*
* - Check that maskable interrupts are disabled before the call to
* rtems_interrupt_lock_interrupt_disable() and disabled afterwards.
*
* - Check that the maskable interrupt status is not changed by the
* rtems_interrupt_lock_acquire_isr() call.
*
* - Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_lock_release() according to the ``_lock_context``
* parameter.
*
* - Check that maskable interrupts are disabled before the call to
* rtems_interrupt_lock_acquire() and disabled afterwards.
*
* - Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_lock_release() according to the ``_lock_context``
* parameter.
*
* - Check that the maskable interrupt status is not changed by the
* rtems_interrupt_lock_destroy() call.
*
* - Validate the interrupt entry initialization.
*
* - Check that the entry is properly initialized by
* RTEMS_INTERRUPT_ENTRY_INITIALIZER().
*
* - Call rtems_interrupt_entry_initialize(). Check that the entry is
* properly initialized by rtems_interrupt_entry_initialize().
*
* @{
*/
static void EntryRoutine( void *arg )
{
(void) arg;
}
static void EntryRoutine2( void *arg )
{
(void) arg;
}
/**
* @brief Validate rtems_interrupt_local_disable() and
* rtems_interrupt_local_enable().
*/
static void RtemsIntrValIntr_Action_0( void )
{
rtems_interrupt_level level;
rtems_interrupt_level level_2;
/*
* Check that maskable interrupts are enabled before the call to
* rtems_interrupt_local_disable() and disabled afterwards.
*/
T_true( AreInterruptsEnabled() );
rtems_interrupt_local_disable( level );
T_false( AreInterruptsEnabled() );
/*
* Check that maskable interrupts are disabled before the call to
* rtems_interrupt_local_disable() and disabled afterwards.
*/
T_false( AreInterruptsEnabled() );
rtems_interrupt_local_disable( level_2 );
T_false( AreInterruptsEnabled() );
/*
* Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_local_enable() according to the ``_isr_cookie`` parameter.
* In this case maskable interrupts are still disabled afterwards.
*/
T_false( AreInterruptsEnabled() );
rtems_interrupt_local_enable( level_2 );
T_false( AreInterruptsEnabled() );
/*
* Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_local_enable() according to the ``_isr_cookie`` parameter.
* In this case maskable interrupts are enabled afterwards.
*/
T_false( AreInterruptsEnabled() );
rtems_interrupt_local_enable( level );
T_true( AreInterruptsEnabled() );
}
/**
* @brief Validate the interrupt lock directives.
*/
static void RtemsIntrValIntr_Action_1( void )
{
RTEMS_INTERRUPT_LOCK_DEFINE( , lock, "name" );
rtems_interrupt_lock_context lock_context;
/*
* Check that maskable interrupts are disabled before the call to
* rtems_interrupt_lock_interrupt_disable() and disabled afterwards.
*/
T_true( AreInterruptsEnabled() );
rtems_interrupt_lock_interrupt_disable( &lock_context );
T_false( AreInterruptsEnabled() );
/*
* Check that the maskable interrupt status is not changed by the
* rtems_interrupt_lock_acquire_isr() call.
*/
T_false( AreInterruptsEnabled() );
rtems_interrupt_lock_acquire_isr( &lock, &lock_context );
T_false( AreInterruptsEnabled() );
/*
* Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_lock_release() according to the ``_lock_context``
* parameter.
*/
T_false( AreInterruptsEnabled() );
rtems_interrupt_lock_release( &lock, &lock_context );
T_true( AreInterruptsEnabled() );
/*
* Check that maskable interrupts are disabled before the call to
* rtems_interrupt_lock_acquire() and disabled afterwards.
*/
T_true( AreInterruptsEnabled() );
rtems_interrupt_lock_acquire( &lock, &lock_context );
T_false( AreInterruptsEnabled() );
/*
* Check that the maskable interrupt status is restored by the call to
* rtems_interrupt_lock_release() according to the ``_lock_context``
* parameter.
*/
T_false( AreInterruptsEnabled() );
rtems_interrupt_lock_release( &lock, &lock_context );
T_true( AreInterruptsEnabled() );
/*
* Check that the maskable interrupt status is not changed by the
* rtems_interrupt_lock_destroy() call.
*/
T_true( AreInterruptsEnabled() );
rtems_interrupt_lock_destroy( &lock );
T_true( AreInterruptsEnabled() );
}
/**
* @brief Validate the interrupt entry initialization.
*/
static void RtemsIntrValIntr_Action_2( void )
{
int entry_arg;
int entry_arg_2;
const char entry_info[] = "1";
const char entry_info_2[] = "1";
rtems_interrupt_entry entry = RTEMS_INTERRUPT_ENTRY_INITIALIZER(
EntryRoutine,
&entry_arg,
entry_info
);
/*
* Check that the entry is properly initialized by
* RTEMS_INTERRUPT_ENTRY_INITIALIZER().
*/
T_eq_ptr( entry.handler, EntryRoutine );
T_eq_ptr( entry.arg, &entry_arg );
T_eq_ptr( entry.next, NULL );
T_eq_ptr( entry.info, entry_info );
/*
* Call rtems_interrupt_entry_initialize(). Check that the entry is properly
* initialized by rtems_interrupt_entry_initialize().
*/
entry.next = &entry;
rtems_interrupt_entry_initialize(
&entry,
EntryRoutine2,
&entry_arg_2,
entry_info_2
);
T_eq_ptr( entry.handler, EntryRoutine2 );
T_eq_ptr( entry.arg, &entry_arg_2 );
T_eq_ptr( entry.next, NULL );
T_eq_ptr( entry.info, entry_info_2 );
}
/**
* @fn void T_case_body_RtemsIntrValIntr( void )
*/
T_TEST_CASE( RtemsIntrValIntr )
{
RtemsIntrValIntr_Action_0();
RtemsIntrValIntr_Action_1();
RtemsIntrValIntr_Action_2();
}
/** @} */
|
