summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/riscv/riscv/optsifiveuart.yml
blob: 8ff27d02756a5534bdd4a6948cf1b711ce102680 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-boolean: null
- define-condition: null
build-type: option
copyrights:
- Copyright (C) 2020 embedded brains GmbH & Co. KG
default:
- enabled-by:
  - riscv/kendrytek210
  - riscv/frdme310arty
  value: true
- enabled-by: true
  value: false
description: |
  enables support Sifive UART if defined to a non-zero value, otherwise it is disabled (disabled by default)
enabled-by: true
links: []
name: RISCV_ENABLE_SIFIVE_UART_SUPPORT
type: build