summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/arm/xilinx-zynq/optclkuart.yml
blob: a8d44bc58460c56f98da0bffee6e7bc9d095087a (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-integer: null
- define: null
build-type: option
copyrights:
- Copyright (C) 2023 B. Moessner
- Copyright (C) 2020 embedded brains GmbH & Co. KG
default:
- enabled-by:
  - arm/xilinx_zynq_zybo_z7
  - arm/xilinx_zynq_pynq
  value: 100000000
- enabled-by: true
  value: 50000000
description: |
  Zynq UART clock frequency in Hz
enabled-by: true
format: '{}'
links: []
name: ZYNQ_CLOCK_UART
type: build